



HDMI


VIDEO CLOCK




I2C ADDRESSES
HDMI CORE: 0x70
CEC CORE: 0x68






AUDIO






GREEN



BLUE




As per HDMI requirements:
- Short circuit protection, less than 0.5A
Fused at 0.25A.



LOW-PASS FILTER CAPS FOR
LCD DATA BUS.
NEED TO TEST
IF NEEDED.


Title		
Size	Number	Revision
A4		
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\HDMI.SchDoc	Drawn By:

UART DEBUG: DEBUG PORT.




Title		
Size A4	Number	Revision
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\P03_UART_Debug.SchDoc	
	Drawn By:	

USB HUB




Title		
Size	Number	Revision
A4		
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\P04_USB_hub.SchDoc	Drawn By:


ETHERNET





INTERNAL MAGNETICS AND BOB SMITH TERMINATION FOR MEDIA DEPENDANT INTERFACE




PLACE 22-OHM RESISTOR FOR TX CLK NEAR MAC.




PLACE 22-OHM RESISTOR FOR RX CLK NEAR PHY.




AR8035 DECOUPLING CAPACITORS
PLACE AS CLOSE AS POSSIBLE TO PINS MATCHING NET LABEL.



100-OHM DIFFERENTIAL IMPEDANCE.
MATCH GROUP NET LENGTHS TO 100MILS.
MATCH DIFF PAIR NET LENGTHS TO 5MILS.



BOOT-CONFIG FOR ETHERNET PHY



PHY_ADD = 0x00100
MODE = 1100 = PLLON (25M OUT CONTINUOUS)
IO_VOLTAGE = 1.8V
10_100_LED PULLED UP = ACTIVE LOW.

PHY Pin	PHY Core Config Signal	Description	Default Internal Weak Pull-up/Pull-down
RXD0	PHYADDRESS0	LED_ACT, RXD[1:0] sets the lower three bits of the physical address. The upper two bits of the physical address are set to the default, "00".	0
RXD1	PHYADDRESS1		0
LED_ACT	PHYADDRESS2		1
RX_DV	MODE0	mode select bit 0	0
RXD2	MODE1	mode select bit 1	0
LED_1000	MODE2	mode select bit 2	1
RXD3	MODE3	mode select bit 3	0
RX_CLK	1.8V/1.5V	Select the RGMII/RMII I/O voltage level 1: 1.8V I/O 0: 1.5V I/O	0

NOTE: 0=Pull-down, 1=Pull-up


NOTE: Power on strapping pins are latched during power-up reset or warm hardware reset.

NOTE: Some MAC devices input pins may drive high/low during power-up or reset. So PHY power on strapping status may be affected by the MAC side. In this case an external 10K pull-down or pull-high resistor is needed to ensure a stable expected status.


NOTE: When using 2.5V RGMII I/O voltage level, RX_CLK can be pull-up or pull-down.

Title		
Size	Number	Revision
A4		
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\P05_Ethernet.SchDoc	Drawn By:


SOM_IO1: UART, SPI, MMC, GPIO, ETC.




MMC1 SD CARD STORAGE FOR LINUX IMAGE BOOT.



DETECT SWITCH	
カード挿入時 CARD INSERTING POSITION	クローズ CLOSED
カード未挿入時 NO CARD POSITION	オープン OPEN




EMI AND ESD FILTER BLOCK DIAGRAM




12 kV ESD PROTECTION (CONTACT)
25dB @ 1GHz FILTER FOR EMI
CUT-OFF FREQUENCY @ 200MHz

Title		
Size	Number	Revision
A4		
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\SOM_IO1.SchDoc	Drawn By:

SOM_IO2: ETHERNET AND HDMI.




BOOT CONFIG RESISTORS




Title		
Size	Number	Revision
A4		
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\SOM_IO2.SchDoc	Drawn By:

SOM_IO3: CLOCK CRYSTALS, JTAG, USB PORTS, AND ANALOG.

MAIN CLOCK OSCILLATOR




RTC OSCILLATOR




RBIAS AND RD ARE OPTIONAL
AND USED TO TUNE THE CRYSTALS.
RD = 0-OHM BY DEFAULT.
RBIAS = DNP BY DEFAULT.

SEE AM335x DATASHEET Tables 6.2 AND 6.5 FOR CRYSTAL REQUIREMENTS.


JTAG DEBUG PORT



ADVANCED JTAG FEATURES NOT SUPPORTED
EMU2, EMU3, AND EMU4 NOT CONNECTED.



ANALOG REFERENCE DECOUPLING CAPACITORS




Title		
Size	Number	Revision
A4		
Date:	2020-02-17	Sheet of
File:	D:\PROJECTS\...\SOM_IO3.SchDoc	Drawn By:

SOM_POWER: POWER CONNECTIONS AND TEST POINTS.


**CONNECT CGND AND GND THROUGH 1206 FOOTPRINT
NEAR BARREL JACK CONNECTION.**

INPUT POWER FROM EXTERNAL POWER SUPPLY.



**SYS_VOUT MINIMUM 50uF BULK CAPACITANCE
220uF PLACED NEAR USB HUB.
FOOTPRINT PROVIDED FOR ANOTHER 220uF CAP
RIGHT AT SYS_VOUT OUTPUT.**



**FROM DATASHEET: WHEN VIN_BAT NOT USED,
CONNECT TO BAT_SENSE.
AND LEAVE PMIC_TS FLOATING**




MOUNTING HOLES







VDD_3V3



4.7K INTERNAL PULL-UPS.
1.5K RESISTORS INCLUDED TO CHANGE
PULL-UP VALUE IF NEEDED.



WARMRSTN USE CASE #2 ON OCTAVO DESIGN GUIDE.



**CLAMPING CIRCUIT IN ORDER TO MAINTAIN 1.55V
DIFFERENCE BETWEEN VDD3_3V3 AND RTC_1V8 RAILS DURING POWER DOWN.**



Title		
Size A4	Number	Revision
Date: File:	2020-02-17 D:\PROJECTS\1_SOM_Power_SchDoc	Sheet Drawn By:
		of