

EIGHT-TIMES OVERSAMPLING DIGITAL FILTER FOR DIGITAL AUDIO

■ OVERVIEW

The SM5813AP/APT is a high-fidelity eight-times oversampling digital filter LSI for digital audio system, using the molibdenum gate C-MOS process developed solely by NPC.

This LSI has a two-channel FIR filter and three types of output modes (16bit/18bit/20bit). Since it has four kinds of system clocks --- 512fs/256fs/384fs/192fs, it can be used for not only CD players but also other audio systems.

■ FEATURES

FILTER CHARACTERISTICS

ITEMS	CHARACTERISTICS
Pass band	0 to 0.4535fs
Stop band	0.5465fs to 7.4535fs
Pass band ripple	Within ±0.00005dB
Stop band attenuation	More than 110dB


- Linear phase (There is no group delay distortion.)

- FILTER STRUCTURE
- Eight-times oversampling
- Two-channel filters
- Cascaded three-stage linear phase
 FIR filters (153+29+17 order)
- -20×22 bit multiplier
- 25bit accumulator
- Overflow limiter
- Crystal oscillation circuit
- Power supply voltage: 5V ±0.5V
- Molybdenam gate C-MOS process

- Free running mode (Jitter-free)
- INPUT/OUTPUT
- -16 bit serial data input (2's complement code, MSB first)
- 16/18/20bit serial data output
 (2's complement/Complemented offset binary,
 MSB first)
- SYSTEM CLOCK (512fs/256fs/384fs/192fs)
- PACKAGE 28-pin DIP, 44-pin QFP

■ PIN OUT (TOP VIEW)

28-pin DIP




44-pin QFP wско ₫≌ OW18 вско П (NC) OW20 FSCO [COB LRCI [NPC (NC) (NC) RST (NC) SM5813AF (NC) (NC) (NC) (NC) DIN (NC) (NC) BCKI (NC) [1 1 (NC) CKSI XTI XTI XTO (NC) (NC


PACKAGE DIMENSION

(UNIT: mm)


• 28-pin DIP



• 44-pin QFP




BLOCK DIAGRAM




■ FILTER CHARACTERISTICS (THEORITICAL VALUE)

TOTAL CO.	
ITEMS	CHARACTERISTICS
Pass band	0 ~ 0.4535fs
Stop band	0.5465fs ~ 7.4535fs
Pass band ripple	Within ±0.00005B
Stop band attenuation	More than 110dB
Group delay time	Constant


STOP BAND ATTENUATION



PASS BAND RIPPLE



THE DOMAIN BETWEEN PASS BAND AND STOP BAND



■ PIN DESCRIPTION

NO.		NAME	I/O*	DEGOD INTION
DIP	QFP	NAME	1/0*	DESCRIPTION
1	42	DIN	I	Serial data input
2	43	BCKI	I	Timing clock for serial input data
3.	1	CKSL	I	Selecting system clock *2
4	2	CKDV	I	
6	3	XTI	I	Input for oscillator or external clock input (System clock)
7	4	XTO	0	Output for oscillator, No connect when using external clock
8	6	Vss1	.	Ground 1
9	10	CKO	0	Clock output (Same frequency as XTI input clock)
10	11	SYN	I	H: Free running mode L: Forced synchronizing mode
1.4	1.7	RST	I .	H: Normal operation L: System reset
15	19	COB	I	Selecting output data format
				H: 2's complement L: Complemented offset binary (COB)
16	20	<u>OW20</u>	I	Selecting number of output data bits *3
17	22	<u>OW18</u>	I	
20	25	DG	0	Deglitch control clock
21	27	Vss2	-	Ground 2
22	28	VDD	-	Supply voltage (+5V)
23	31	DOR	0	Rch serial data output (8fs rate)
24	33	DOL	0	Lch serial data output (8fs rate)
25	34.	WCKO	0	Output timing control (Word clock)
26	35	ВСКО	0	Output timing control for serial data (Bit clock)
27	36	FSCO	0	Internal timing clock (fs rate)
28	37	LRCI	I	Multiplex clock for Lch/Rch input data (fs rate): H: Lch L: Rch

*1) I: Input terminal

Ip: Input terminal with pull-up resistance

O: Output terminal

*2)	CKSL	CKDV	System clock (Input to XTI)
	Н	Н	192fs
	Н	L	384fs
	L	Н	256fs
	L	L	512fs

■ ABSOLUTE MAXIMUM RATINGS

(Vss=OV)

ITEM	SYMBOL	LIMITS	UNIT
SUPPLY VOLTAGE	V_{DD}	-0.3 to 7.0	V
INPUT VOLTAGE	VIN	-0.3 to $V_{DD} + 0.3$	V
STORAGE TEMPERATURE	Тѕтс	-40 to 125	°C
POWER DISSIPATION	Pw	250	mW
SOLDERING TEMPERATURE	Tsld	255	°C
SOLDERING TIME	Tsld	10	Sec

■ RECOMMENDATORY OPERATING CONDITIONS

(Vss=OV)

ITEM	SYMBOL	LIMITS	UNIT
SUPPLY VOLTAGE	$V_{ extsf{DD}}$	4.75 to 5.25	V
OPERATING TEMPERATURE	Toprd	-20 to 70	°C

■ ELECTRIC CHARACTERISTICS

• DC CHARACTERISTICS ($Ta = -20 \text{ to } 70^{\circ}\text{C}$, $V_{DD} = 4.75 \text{ to } 5.25\text{V}$, $V_{SS} = 0\text{V}$)

ITEM	TER- MINAL	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
CURRENT CONSUMPTION	V _{DD}	daI	VDD=5V,fsys*3			45	mA
INPUT VOLTAGE (1)	XTI	Vihi	. , , , , , , , , , , , , , , , , , , ,	$0.7V_{DD}$			v
		Villi				0.3V _{DD}	v
INPUT VOLTAGE (2)	(*1)	V _{IH2}		2.4			V
		V _{IL2}				0.5	v
OUTPUT VOLTAGE	(*2)	Vон	Iон =-0.4mA	2.5			V
		Vol	IoL=1.6mA			0.4	V
INPUT LEAK CURRENT (1)	XTI	Існ	Vin=VDD		10	20	μА
		ILL	Vin=0V		10	20	μΑ
INPUT LEAK CURRENT (2)	(*1)	Ігн	Vin=Vdd			1.0	μΑ
INPUT CURRENT	(*2)	Іті	VTN =0V		10	20	μΑ

< TERMINAL>

*1	LRCI, DIN, BCKI, CKSL, CKDV, SYN, RST, COB, OW20, OW18
*2	CKO, DG, DOL, DOR, WCKO, BCKO, FSCO

(*3) fsys; Frequency of internal system clock (AP ... 9.5MHz/APT ...13MHz)

When $\overline{CKDV} = L$ fXTI/2

When $\overline{CKDV} = H$ fXTI (fXTI: Frequency of XTI input clock)

■ AC CHARACTERISTICS

SM5813AP


 $(Ta = -20 \text{ to } 70^{\circ}\text{C}, V_{DD} = 4.75 \text{ to } 5.25\text{V}, V_{SS} = 0\text{V})$

1. XTI TERMINAL

a. In case of crystal oscillation


IT	EM	SYM- BOL	MIN	TYP	MAX	UNIT	CONDI CKSL	TION CKDV	NOTE
			1.0		9.5		H	Н	192fs
	llating	fmax	2.0		19.0	MHz	Н	L	384fs
frequency		1.0		9.5		L	Н	256fs	
l			2.0	:	19.0		L	L	512fs

(1) XTI input clock



b. In case of terminal clock input


ITEM	SYM- BOL	MIN	TYP	MAX	UNIT	CONDI CKSL	ITION CKDV	NOTE
Width of		38	Ī	500		Н	Н	192fs
clock	tew	15		250	nSec	Н	L	384fs
pulse		38		500		L	Н	256fs
		15		250		L	L	512fs
Cycle		105	Ī	1000		Н	Н	192fs
time of	tcy	52		500	nSec	Н	L	384fs
clock	'	105	<u>.</u>	1000		L	Н	256fs
pulse		52	:	500	'	L	L	512fs



2. INPUT TIMING


BCKI, DIN, LRCI terminal

ITEM	SYMBOL	MIN	TYP	MAX	UNIT
BCKI, Pulse width	tBCW	100			пSec
BCKI, Cycle time	tвсy	200			nSec
DIN, Set up time	tds	75			nSec
DIN, Hold time	tDн	75			пSec
Rising edge of last BCKI	tBL	75		:	nSec
\rightarrow Edge of LRCI					
Edge of LRCI	tlb	75			nSec
→ Rising edge of first BCKI					
Falling edge of XTI	txL	20			nSec
→ Rising edge of LRCI		:			i
Rising edge of LRCI	tlx	0	:		nSec
\rightarrow Falling edge of XTI					



3. OUPUT TIMING

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
BCKO delay time	txbH	35		120		CKDV=L
from XTI	txbL	35		120	nSec	
	txbH	35		120	nSec	CLDV=H
	txbL	35		120		
Output delay	tbdL	-10	0	+10	nSec	15pF
	tbdH	-10	0	+10		Load



SM5813APT/AF

 $(Ta = -20 \text{ to } 70^{\circ}\text{C}, V_{DD} = 4.75 \text{ to } 5.25\text{V}, V_{SS} = 0\text{V})$


1. XTI TERMINAL

a. In case of crystal oscillation

ITEM	SYM- BOL	MIN	TYP	MAX	UNIT	CONDI CKSL	TION CKDV	NOTE
		1.0		13.0		Н	Н	192fs
Oscillating	fmax	2.0		26.0	MHz	Н	L	384fs
frequency		1.0		13.0		L	Н	256fs
		2.0		26.0		L	L	512fs


(1) XTI input clock

(3)



b. In case of external clock input

ITEM	SYM- BOL	MIN	TYP	MAX	UNIT	CONDI CKSL		NOTE
Width of		35	<u>;</u>	500		Н	Н	192fs
clock	tcw	15	:	250	nSec	Н	L	384fs
pulse	""	35		500		L	Н	256fs
		15		250		L	L	512fs
Cycle		76		1000		Н	Н	192fs
time of	tcy	38	<u>;</u>	500	nSec	Н	L	384fs
clock		76	:	1000		L	Н	256fs
pulse		38		500		L	L	512fs




2. INPUT TIMING

BCKI, DIN, LRCI terminal

ITEM	SYMBOL	MIN	TYP	MAX	UNIT
BCKI, Pulse width	tBCW	100			nSec
BCKI, Cycle time	tBCY	200			nSec
DIN, Set up time	tos	75			nSec
DIN, Hold time	tон	75			nSec
Rising edge of last BCKI	tBL	75			nSec
\rightarrow Edge of LRCI	[
Edge of LRCI	t _{LB}	75			nSec
→ Rising edge of first BCKI					
Falling edge of XTI	txL	20			nSec
→ Rising edge of LRCI					
Rising edge of LRCI	ti.x	0			nSec
→ Falling edge of XTI					

3. OUTPUT TIMING

ITEM	SYMBOL	MIN	TYP	MAX	UNIT	NOTE
BCKO delay time	txbH	35		120	nSec	CKDV=L
from XTI	txbL	35		120		
	txbH	35		120	nSec	CKDV=H
	txbL	35		120		
Output delay	tbdL	-10		+10	nSec	15 pF
	tbdH	-10		+10		Load



■ FUNCTION

1. EIGHT-TIMES OVERSAMPLING

In put of fs sampling rate to the SM5813 is output with 8fs sampling rate after calculating in the digital filter.

This LSI has cascaded three-stage FIR filter as follows:

2. SYSTEM CLOCK

SELECTION OF SYSTEM CLOCK

The SM5813AP/APT/AF has an internal clock generator that may be used by connecting a crystal of the appropriate frequency between pins XTI and XTO. Alternatively, an externally generated clock can be input on XTI. The clock frequency Fxi is selected by the CKDV and CKSL inputs from one of the four multiples of the sample frequency shown in the right table, where the clock period txi=1/Fxi. For the 384fs and 512fs clock frequencies, the clock is divided by two for internal use. The system clock signal, of the same frequency as the signal on pin XTI, is available on the CKO output pin.

3. AUDIO DATA INPUT

Input data is processed MSB first and 2's complement. Each bit of serial data input on the DIN pin is read into the SIPO register (serial to parallel conversion register) at the rising-edge of BCKI bit clock and converted to parallel data. The SIPO output is transferred to the Lch/Rch input register, respectively, at the rising-edge/falling-edge of the LRCI clock. (See Figure A and B)

The timing of the operation part and output part are independent from the timing of the input part, so that it is not affected by jitter of the input part.

4. JITTER-FREE MODE AND FORCED SYN-CHRONIZATION MODE SELECTION (SYN,

· FSCO)

The timing of the internal operation and output (internal timing) are determined by the system clock (the XTI input), which is independent of the input clock timing (BCKI, LRCI).

The internal timing is provided with 2 kinds of "jitter-free mode," and "forced synchronization mode" to cope with jitter on the LRCI clock input. The setting of SYN enables selection.

COND	ITION	XTI	Cycle time of inter-
CKDV	CKSL	clock (Fxi)	nal system clock
Н	Н	192fs	
Н	L	256fs	1/Fx1
L	H	384fs	
L	L	512fs	2/F _{x1}

Figure A. Input SIPO





Figure B. Input timing of audio data



• Jitter-free mode ($\overline{SYN}=H$)

When the phase difference between the LRCI clock and the internal timing is within +3/8 to -3/8 of the input sampling frequency (1/fs), the internal timing is not adjusted. Thus itter on the LRCI clock does not affect the internal timing to prevent malfunctions and iitter transmission.

If the phase difference exceeds the said range, the phase of internal timing is adjusted synchronously with the starting-side edge f the LRCI clock. When a reset is input, the phase is also adjusted.

• Forced synchronization mode ($\overline{SYN}=L$)

In this mode, the internal timing is always reset at the starting-edge of the LRCI input. In this case, malfunction occurs if a cycle which does not statisfy the required system clock cycle due to jitter onthe LRCI input exists. To the contrary, if a cycle which is longer than the specified clock cycle exists, the intervals of the output timing are not the same though operation is performed correctly.

• FSCO clock (output)

The fs frequency clock obtained by dividing the XTI clock.

DATA AND DAC CONTROL SIGNAL OUTPUT

(DOL, DOR, BCKO, WCKO, DG, COB, OW18, OW20)

Table B. Output timing

 Output data forma

- (1) MSB first
- (2) 2's complement and COB (complemented offset binary) switch COB format (COB-H)
- COB foramt (COB=L) • Bit number selection of output data (OW18, OW20) Bit number of output data can be selected from among 16,

Sym-CKSL Item bol Internal system clock 192fs 256fs freg. Tb Bit clock cycle Tsys Tsys Data word length 24×Tsys 32×Tsys

Tsys is internal system clock cycle.

18 and 20. 16-bit output (OW18-H, OW20-H) 18-bit output (OW18=L, OW20=H) 20-bit output ($\overline{OW18}$ =H, $\overline{OW20}$ =L)

Output tining

The timing of audio output part is determined corresponding to the system clock frequency of each part. (See Table B, Figure C)




Table C. Output timing

SYSTEM RESET (RST)

When a reset is input in the jitter-free mode, the internal operation timing is reset synchronously with the risingedge of the following LRCI clock input. Taking advantage of this, the output timing in the jitter-free mode can match to LRCI.

The reset pulse (L level) should be longer than 50ns after power-on. A reset is also unnecessary in the jitter-free mode if the output timing is not required to match with the LRCI input.

In the case of performing the system reset at power-on, connect a 100pF or so capacitor to the RST pin. (See Figure D).






Table D. System reset circuit sample at power-on

■ TIMING CHART

1. SERIAL INPUT TIMING





2. SERIAL OUTPUT TIMING




■ TYPICAL APPLICATION

1. INPUT







2. OUTPUT

