Verilog module for calculation of FFT.
Clone or download
Latest commit ff02d3d Aug 23, 2012
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
LICENSE.txt Initial commit. Aug 22, 2012
README.txt updated README Aug 22, 2012
butterfly.v Initial commit. Aug 22, 2012
dit.v Initial commit. Aug 22, 2012
dut_dit.v Initial commit. Aug 22, 2012
generate_twiddlefactors.py Initial commit. Aug 22, 2012
myhdl.vpi Initial commit. Aug 22, 2012
pyfft.py Initial commit. Aug 22, 2012
qa_dit.py Initial commit. Aug 22, 2012
twiddlefactors_N.v.t Initial commit. Aug 22, 2012

README.txt

Decimation-In-Time Fast Fourier Transform

I've tried to make the implementation simple and well documented.
I have not tried to make it efficient.

dit.v - Contains main module.
buffer.v - Contains a module for a single butterfly step.

generate_twiddlefactors.py - Contains function to generate a verilog file with twiddlefactors.
twiddlefactors_N.v.t - Template used to generate verilog file.

dut_dit.v - A wrapper around the 'dit' module to allow verification with MyHDL.

qa_dit.py - A MyHDL test bench for verification.
            Requires MyHDL, iverilog and numpy to be installed.

pyfft.py - Generates output of intermediate FFT stages.  Useful for debugging.