

Computer Organisation & Program Execution 2019



Digital Logic

Uwe R. Zimmer - The Australian National University



Digital Logic

References for this chapter

[Patterson17]

David A. Patterson & John L. Hennessy

Computer Organization and Design – The Hardware/Software Interface

Appendix A “The Basics of Logic Design”


ARM edition, Morgan Kaufmann 2017



Digital Logic

It starts with a thought ...

An Investigation of the Laws of Thought
on Which are Founded the Mathematical
Theories of Logic and Probabilities
by **George Boole**, 1854



George Boole, 1815-1864



Digital Logic

Boolean Values & Operators

There are two *values*:

e.g. **True** and **False**.

(aka “1” and “0”)

Two binary *operators* on expressions a, b :

$$a \vee b$$

(aka $a + b$ or “ a OR b ” or SUM)

$$a \wedge b$$

(aka $a \cdot b$ or “ a AND b ” or PRODUCT)

One unary *operator* on an expression a :

$$\bar{a}$$

(aka $\neg a$ or a' or “NOT a ”)

Truth tables:

a	b	$a \vee b$	$a \wedge b$	$\bar{a}$
False	False	False	False	True
True	False	True	False	False
False	True	True	False	True
True	True	True	True	False



Digital Logic

Axiomatic Boolean Algebra (Whitehead 1898)

$\vee$ -Laws

$$a \vee a = a$$

$$a \vee b = b \vee a$$

$$(a \vee b) \vee c = a \vee (b \vee c)$$

$$a \vee (a \wedge b) = a$$

$\wedge$ -Laws

$$a \wedge a = a$$

$$a \wedge b = b \wedge a$$

$$(a \wedge b) \wedge c = a \wedge (b \wedge c)$$

$$a \wedge (b \vee c) = (a \wedge b) \vee (a \wedge c)$$

$$a \wedge \text{True} = a$$

$$a \wedge \bar{a} = \text{False}$$

(redundant)

(commutative)

(associative)

(absorption)

(distribution)

(identity)

(constant)

(inverse)

DeMorgan

(double not)

Algebras allow for easier reasoning than truth tables.



Digital Logic

Axiomatic Boolean Algebra (Huntington 1904)

$\vee$ -Laws

$\wedge$ -Laws

		(redundant)
$a \vee b = b \vee a$	$a \wedge b = b \wedge a$	(commutative)
		(associative)
		(absorption)
$a \vee (b \wedge c) = (a \vee b) \wedge (a \vee c)$	$a \wedge (b \vee c) = (a \wedge b) \vee (a \wedge c)$	(distribution)
$a \vee \text{False} = a$	$a \wedge \text{True} = a$	(identity)
		(constant)
$a \vee \bar{a} = \text{True}$	$a \wedge \bar{a} = \text{False}$	(inverse)
		DeMorgan
		(double not)



Digital Logic

Axiomatic Boolean Algebra

... many other axiomatic formulations of Boolean algebra exist.



Digital Logic

Redundant Boolean Algebra

... second nature for a
computer scientist!

$\vee$ -Laws

$\wedge$ -Laws

$a \vee a = a$	$a \wedge a = a$	(redundant)
$a \vee b = b \vee a$	$a \wedge b = b \wedge a$	(commutative)
$(a \vee b) \vee c = a \vee (b \vee c)$	$(a \wedge b) \wedge c = a \wedge (b \wedge c)$	(associative)
$a \vee (a \wedge b) = a$	$a \wedge (a \vee b) = a$	(absorption)
$a \vee (b \wedge c) = (a \vee b) \wedge (a \vee c)$	$a \wedge (b \vee c) = (a \wedge b) \vee (a \wedge c)$	(distribution)
$a \vee \text{False} = a$	$a \wedge \text{True} = a$	(identity)
$a \vee \text{True} = \text{True}$	$a \wedge \text{False} = \text{False}$	(constant)
$a \vee \bar{a} = \text{True}$	$a \wedge \bar{a} = \text{False}$	(inverse)
$\overline{a \vee b} = \bar{a} \wedge \bar{b}$	$\overline{a \wedge b} = \bar{a} \vee \bar{b}$	DeMorgan

$$\overline{\bar{a}} = a$$

(double not)



Digital Logic

Common Boolean operators

Commonly used *operators* on expressions a, b to define boolean algebras:

$a \vee b$ (aka $a + b$ or “ a OR b ” or SUM)

$a \wedge b$ (aka $a \cdot b$ or “ a AND b ” or PRODUCT)

$\bar{a}$ (aka $\neg a$ or a' or “not a ”)

Other handy operators:

$a \rightarrow b = (\bar{a} \vee b)$ (aka “ a IMPLIES b ”)

$(a = b) = (a \wedge b) \vee (\bar{a} \wedge \bar{b})$ (aka “ a EQUALS b ”)

$a \oplus b = (a \wedge \bar{b}) \vee (\bar{a} \wedge b)$ (aka “ a EXCLUSIVE-OR b ” or “ a XOR b ”)

$\overline{a \wedge b} = (\bar{a} \vee \bar{b})$ (aka “ a NOT-AND b ” or “ a NAND b ”)

$\overline{a \vee b} = (\bar{a} \wedge \bar{b})$ (aka “ a NOT-OR b ” or “ a NOR b ”)

NAND and NOR are the only sole sufficient boolean operators,
i.e. you can reduce any boolean expression to only NAND or only NOR operators.



Digital Logic

All binary Boolean operators

Inputs a, b				Function	Name	Sum of products	NAND	Don't cares
a	F	F	T	T			build	
b	F	T	F	T			$\wedge, \vee, \bar{x}$	
q	F	F	F	F	False	Constant FALSE		a, b
	F	F	F	T	$a \wedge b$	AND	$\overline{\overline{a \wedge b} \wedge \overline{a \wedge b}}$	
	F	F	T	F	$\overline{a \rightarrow b}$	NOT-IMPLICATION	$(a \wedge \bar{b})$	
	F	F	T	T	a	IDENTITY a		b
	F	T	F	F	$\overline{b \rightarrow a}$	NOT-IMPLICATION	$(\bar{a} \wedge b)$	
	F	T	F	T	b	IDENTITY b		a
	F	T	T	F	$a \oplus b$	EXCLUSIVE-OR, XOR	$(a \wedge \bar{b}) \vee (\bar{a} \wedge b)$	
	F	T	T	T	$a \vee b$	OR	$\overline{\overline{a \wedge a} \wedge \overline{b \wedge b}}$	
	T	F	F	F	$\overline{a \vee b}$	NOT-OR, NOR	$(\bar{a} \wedge \bar{b})$	
	T	F	F	T	$a = b$	EQUALITY, EQ	$(a \wedge b) \vee (\bar{a} \wedge \bar{b})$	
	T	F	T	F	$\bar{b}$	INVERSE b		a
	T	F	T	T	$b \rightarrow a$	IMPLICATION	$a \vee \bar{b}$	
	T	T	F	F	$\bar{a}$	INVERSE a	$\overline{a \wedge a}$	b
	T	T	F	T	$a \rightarrow b$	IMPLICATION	$\bar{a} \vee b$	
	T	T	T	F	$\overline{a \wedge b}$	NOT-AND, NAND	$\bar{a} \vee \bar{b}$	
	T	T	T	T	True	Constant True		a, b
Output q								



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q		
F	F	F	F		
F	F	T	F		
F	T	F	T		
F	T	T	F		
T	F	F	T		
T	F	T	T		
T	T	F	T		
T	T	T	F		



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	minterms
F	F	F	F	
F	F	T	F	
F	T	F	T	$\bar{a} \wedge b \wedge \bar{c}$
F	T	T	F	
T	F	F	T	$a \wedge \bar{b} \wedge \bar{c}$
T	F	T	T	$a \wedge \bar{b} \wedge c$
T	T	F	T	$a \wedge b \wedge \bar{c}$
T	T	T	F	

Sum of minterms: $q = (\bar{a} \wedge b \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	minterms	Simplified minterms
F	F	F	F		
F	F	T	F		
F	T	F	T	$\bar{a} \wedge b \wedge \bar{c}$	$b \wedge \bar{c}$
F	T	T	F		
T	F	F	T	$a \wedge \bar{b} \wedge \bar{c}$	
T	F	T	T	$a \wedge \bar{b} \wedge c$	
T	T	F	T	$a \wedge b \wedge \bar{c}$	$a \wedge \bar{b}$
T	T	T	F		

Sum of minterms: $q = (\bar{a} \wedge b \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$

Sum of simplified minterms: $q = (a \wedge \bar{b}) \vee (b \wedge \bar{c})$

Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	minterms	Simplified minterms
F	F	F	F		
F	F	T	F		
F	T	F	T	$\bar{a} \wedge b \wedge \bar{c}$	$b \wedge \bar{c}$
F	T	T	F		
T	F	F	T	$a \wedge \bar{b} \wedge \bar{c}$	
T	F	T	T	$a \wedge \bar{b} \wedge c$	
T	T	F	T	$a \wedge b \wedge \bar{c}$	$a \wedge \bar{b}$
T	T	T	F		

Every combinational function can be written as a **sum of products**!

Sum of minterms: $q = (\bar{a} \wedge b \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$

Sum of simplified minterms: $q = (a \wedge \bar{b}) \vee (b \wedge \bar{c})$

Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q		
F	F	F	F		
F	F	T	F		
F	T	F	T		
F	T	T	F		
T	F	F	T		
T	F	T	T		
T	T	F	T		
T	T	T	F		



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	maxterms
F	F	F	F	$a \vee b \vee c$
F	F	T	F	$a \vee b \vee \bar{c}$
F	T	F	T	
F	T	T	F	$a \vee \bar{b} \vee \bar{c}$
T	F	F	T	
T	F	T	T	
T	T	F	T	
T	T	T	F	$\bar{a} \vee \bar{b} \vee \bar{c}$

maxterms product $q = (a \vee b \vee c) \wedge (a \vee b \vee \bar{c}) \wedge (a \vee \bar{b} \vee \bar{c}) \wedge (\bar{a} \vee \bar{b} \vee \bar{c})$



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	maxterms	Simplified maxterms
F	F	F	F	$a \vee b \vee c$	$a \vee b$
F	F	T	F	$a \vee b \vee \bar{c}$	
F	T	F	T		$\bar{b} \vee \bar{c}$
F	T	T	F	$a \vee \bar{b} \vee \bar{c}$	
T	F	F	T		
T	F	T	T		
T	T	F	T		
T	T	T	F	$\bar{a} \vee \bar{b} \vee \bar{c}$	

maxterms product $q = (a \vee b \vee c) \wedge (a \vee b \vee \bar{c}) \wedge (a \vee \bar{b} \vee \bar{c}) \wedge (\bar{a} \vee \bar{b} \vee \bar{c})$

simplified maxterms product $q = (a \vee b) \wedge (\bar{b} \vee \bar{c})$

Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic

Combinational Logic Functions

☞ Logic is reducible/equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	maxterms	Simplified maxterms
F	F	F	F	$a \vee b \vee c$	$a \vee b$
F	F	T	F	$a \vee b \vee \bar{c}$	
F	T	F	T		$\bar{b} \vee \bar{c}$
F	T	T	F	$a \vee \bar{b} \vee \bar{c}$	
T	F	F	T		
T	F	T	T		
T	T	F	T		
T	T	T	F	$\bar{a} \vee \bar{b} \vee \bar{c}$	

Every combinational function can be written as a **product of sums**!

maxterms product $q = (a \vee b \vee c) \wedge (a \vee b \vee \bar{c}) \wedge (a \vee \bar{b} \vee \bar{c}) \wedge (\bar{a} \vee \bar{b} \vee \bar{c})$

simplified maxterms product $q = (a \vee b) \wedge (\bar{b} \vee \bar{c})$

Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic

Digital Electronics


Symbolic: $Q = \overline{A \wedge B}$

Diagram:






≡

Technology:



Elementary logic gate symbols:





Digital Logic

Combinational Logic Functions


☞ The logic equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	Minterms	Simplified minterms
F	F	F	F		
F	F	T	F		
F	T	F	T	$\bar{a} \wedge b \wedge \bar{c}$	$a \wedge \bar{b}$ $b \wedge \bar{c}$
F	T	T	F		
T	F	F	T	$a \wedge \bar{b} \wedge \bar{c}$	
T	F	T	T	$a \wedge \bar{b} \wedge c$	
T	T	F	T	$a \wedge b \wedge \bar{c}$	
T	T	T	F		

Sum of minterms: $q = (\bar{a} \wedge b \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$

Sum of simplified minterms: $q = (a \wedge \bar{b}) \vee (b \wedge \bar{c})$



Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic

Combinational Logic Functions


☞ The logic equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs, e.g. the function can be written out as a truth table:

a	b	c	Output q	Minterms	Simplified minterms
F	F	F	F		
F	F	T	F		
F	T	F	T	$\bar{a} \wedge b \wedge \bar{c}$	$a \wedge \bar{b}$ $b \wedge \bar{c}$
F	T	T	F		
T	F	F	T	$a \wedge \bar{b} \wedge \bar{c}$	
T	F	T	T	$a \wedge \bar{b} \wedge c$	
T	T	F	T	$a \wedge b \wedge \bar{c}$	
T	T	T	F		

Sum of minterms: $q = (\bar{a} \wedge b \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$

Sum of simplified minterms: $q = (a \wedge \bar{b}) \vee (b \wedge \bar{c})$



Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic

Combinational Logic Functions


☞ The logic equivalent to pure functions: there are no states!

IF the function is combinational then there is only one output for any combination of inputs;
e.g. the function can be written out as a truth table:

a	b	c	Output q	Minterms	Simplified minterms
F	F	F	F		
F	F	T	F		
F	T	F	T	$\bar{a} \wedge b \wedge \bar{c}$	$a \wedge \bar{b}$ $b \wedge \bar{c}$
F	T	T	F		
T	F	F	T	$a \wedge \bar{b} \wedge \bar{c}$	
T	F	T	T	$a \wedge \bar{b} \wedge c$	
T	T	F	T	$a \wedge b \wedge \bar{c}$	
T	T	T	F		

Sum of minterms: $q = (\bar{a} \wedge b \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge \bar{c}) \vee (a \wedge \bar{b} \wedge c) \vee (a \wedge b \wedge \bar{c})$

Sum of simplified minterms: $q = (a \wedge \bar{b}) \vee (b \wedge \bar{c})$



Simplifications can be done by (automated) algebraic transformations, Karnaugh maps or others



Digital Logic


Processing Data

Encrypting a bit vector
(whatever it represents)
with a secret key:

Assuming the key is random
and not used for anything else:

☞ This is surprisingly secure

☞ ... and extremely fast!





Digital Logic

Bit Vectors

Groups of bits could represent:

States, enumeration values, arrays of Booleans, numbers, etc. pp.
... or any grouping or combination of the above ➡ **Algebraic Types**

The form of encoding could be chosen to optimize for:

- **Performance** ➡ e.g. minimal decoding effort
- **Redundancy / error detection** ➡ e.g. large Hamming distance
- **Safe transitions** ➡ e.g. Gray codes
- **Physical mapping** ➡ e.g. maps on existing hardware interfaces
- **Compactness** ➡ e.g. holds the maximal number of values per memory cell



Digital Logic

Encoding

Assuming a type can have 7 different values, many forms of encoding are possible:

Enumeration type		Encoding					
		Single bit	Gray code	1-bit error detecting	1-bit error correcting		Binary
				Even parity	Hamming (7,4)	Hamming (3,1)	
Index	Value						
1	Secured	0000001	000	0000	0000000	000000000	000
2	Taxi	0000010	001	0011	1110000	000000111	001
3	Take-off	0000100	011	0101	1001100	000111000	010
4	Cruising	0001000	010	0110	0111100	000111111	011
5	Gliding	0010000	110	1001	0101010	111000000	100
6	Approach	0100000	111	1010	1011010	111000111	101
7	Landing	1000000	101	1100	1100110	111111000	110

☞ VHDL or Verilog gives you full control over the encoding.



Digital Logic

Binary encoding

☞ Encoding of choice if compactness is essential or you need to add values.

0	0	1	0	1	0	1	0
---	---	---	---	---	---	---	---

↓

↓

↓

$*2^7$

$*2^6$

$*2^5$

$*2^4$

$*2^3$

$*2^2$

$*2^1$

$*2^0$

↓

↓

↓

32

+

8

+

2


= 42



Digital Logic

Binary encoding

☞ Encoding of choice if compactness is essential or you need to add values.





Decimal		Binary					Hexadecimal
0	=	0	0	0	0	=	0
1	=	0	0	0	1	=	1
2	=	0	0	1	0	=	2
3	=	0	0	1	1	=	3
4	=	0	1	0	0	=	4
5	=	0	1	0	1	=	5
6	=	0	1	1	0	=	6
7	=	0	1	1	1	=	7
8	=	1	0	0	0	=	8
9	=	1	0	0	1	=	9
10	=	1	0	1	0	=	A
11	=	1	0	1	1	=	B
12	=	1	1	0	0	=	C
13	=	1	1	0	1	=	D
14	=	1	1	1	0	=	E
15	=	1	1	1	1	=	F



Digital Logic

Binary encoding

☞ Encoding of choice if compactness is essential or you need to add values.



Decimal		Binary		Hexadecimal
0	=	0 0 0 0	=	0
1	=	0 0 0 1	=	1
2	=	0 0 1 0	=	2
3	=	0 0 1 1	=	3
4	=	0 1 0 0	=	4
5	=	0 1 0 1	=	5
6	=	0 1 1 0	=	6
7	=	0 1 1 1	=	7
8	=	1 0 0 0	=	8
9	=	1 0 0 1	=	9
10	=	1 0 1 0	=	A
11	=	1 0 1 1	=	B
12	=	1 1 0 0	=	C
13	=	1 1 0 1	=	D
14	=	1 1 1 0	=	E
15	=	1 1 1 1	=	F



Digital Logic

Half Adder

<i>A</i>	<i>B</i>	<i>S</i>	<i>C</i>	<i>S</i> minterms	<i>C</i> minterms
0	0	0	0		
0	1	1	0	$\overline{A} \wedge B$	
1	0	1	0	$A \wedge \overline{B}$	
1	1	0	1		$A \wedge B$



Digital Logic

Half Adder

A	B	S	C	S minterms	C minterms
0	0	0	0		
0	1	1	0	$\bar{A} \wedge B$	
1	0	1	0	$A \wedge \bar{B}$	
1	1	0	1		$A \wedge B$

☞ $S = (A \wedge \bar{B}) \vee (\bar{A} \wedge B)$

☞ $C = A \wedge B$



Digital Logic

Half Adder

A	B	S	C	S minterms	C minterms
0	0	0	0		
0	1	1	0	$\bar{A} \wedge B$	
1	0	1	0	$A \wedge \bar{B}$	
1	1	0	1		$A \wedge B$

☞ $S = (A \wedge \bar{B}) \vee (\bar{A} \wedge B) = A \oplus B$

☞ $C = A \wedge B$




Digital Logic

Half Adder

A	B	S	C	S minterms	C minterms
0	0	0	0		
0	1	1	0	$\bar{A} \wedge B$	
1	0	1	0	$A \wedge \bar{B}$	
1	1	0	1		$A \wedge B$

☞ $S = (A \wedge \bar{B}) \vee (\bar{A} \wedge B) = A \oplus B$

☞ $C = A \wedge B$





Digital Logic

Full Adder

A_i	B_i	C_{i-1}	S_i	C_i		
0	0	0	0	0		
0	1	0	1	0		
1	0	0	1	0		
1	1	0	0	1		
0	0	1	1	0		
0	1	1	0	1		
1	0	1	0	1		
1	1	1	1	1		



Digital Logic

Full Adder

A_i	B_i	C_{i-1}	S_i	C_i	S_i minterms	C_i minterms
0	0	0	0	0		
0	1	0	1	0	$\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}$	
1	0	0	1	0	$A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}$	
1	1	0	0	1		$A_i \wedge B_i \wedge \overline{C_{i-1}}$
0	0	1	1	0	$\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}$	
0	1	1	0	1		$\overline{A_i} \wedge B_i \wedge C_{i-1}$
1	0	1	0	1		$A_i \wedge \overline{B_i} \wedge C_{i-1}$
1	1	1	1	1	$A_i \wedge B_i \wedge C_{i-1}$	$A_i \wedge B_i \wedge C_{i-1}$

☞ $S_i = (A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}) \vee (\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}) \vee (\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}) \vee (A_i \wedge B_i \wedge C_{i-1})$



Digital Logic

Full Adder

A_i	B_i	C_{i-1}	S_i	C_i	S_i minterms	C_i minterms
0	0	0	0	0		
0	1	0	1	0	$\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}$	
1	0	0	1	0	$A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}$	
1	1	0	0	1		$A_i \wedge B_i \wedge \overline{C_{i-1}}$
0	0	1	1	0	$\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}$	
0	1	1	0	1		$\overline{A_i} \wedge B_i \wedge C_{i-1}$
1	0	1	0	1		$A_i \wedge \overline{B_i} \wedge C_{i-1}$
1	1	1	1	1	$A_i \wedge B_i \wedge C_{i-1}$	$A_i \wedge B_i \wedge C_{i-1}$

$$\begin{aligned}
 \Rightarrow S_i &= (A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}) \vee (\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}) \vee (\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}) \vee (A_i \wedge B_i \wedge C_{i-1}) \\
 &= (((A_i \wedge \overline{B_i}) \vee (\overline{A_i} \wedge B_i)) \wedge \overline{C_{i-1}}) \vee (((\overline{A_i} \wedge \overline{B_i}) \vee (A_i \wedge B_i)) \wedge C_{i-1}) \\
 &= ((A_i \oplus B_i) \wedge \overline{C_{i-1}}) \vee ((A_i = B_i) \wedge C_{i-1}) = ((A_i \oplus B_i) \wedge \overline{C_{i-1}}) \vee ((\overline{A_i \oplus B_i}) \wedge C_{i-1}) \\
 &= (A_i \oplus B_i) \oplus C_{i-1}
 \end{aligned}$$



Digital Logic

Full Adder

A_i	B_i	C_{i-1}	S_i	C_i	S_i minterms	C_i minterms
0	0	0	0	0		
0	1	0	1	0	$\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}$	
1	0	0	1	0	$A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}$	
1	1	0	0	1		$A_i \wedge B_i \wedge \overline{C_{i-1}}$
0	0	1	1	0	$\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}$	
0	1	1	0	1		$\overline{A_i} \wedge B_i \wedge C_{i-1}$
1	0	1	0	1		$A_i \wedge \overline{B_i} \wedge C_{i-1}$
1	1	1	1	1	$A_i \wedge B_i \wedge C_{i-1}$	$A_i \wedge B_i \wedge C_{i-1}$

☞ $S_i = (A_i \oplus B_i) \oplus C_{i-1}$

☞ $C_i = (A_i \wedge B_i \wedge \overline{C_{i-1}}) \vee (\overline{A_i} \wedge B_i \wedge C_{i-1}) \vee (A_i \wedge \overline{B_i} \wedge C_{i-1}) \vee (A_i \wedge B_i \wedge C_{i-1})$



Digital Logic

Full Adder

A_i	B_i	C_{i-1}	S_i	C_i	S_i minterms	C_i minterms
0	0	0	0	0		
0	1	0	1	0	$\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}$	
1	0	0	1	0	$A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}$	
1	1	0	0	1		$A_i \wedge B_i \wedge \overline{C_{i-1}}$
0	0	1	1	0	$\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}$	
0	1	1	0	1		$\overline{A_i} \wedge B_i \wedge C_{i-1}$
1	0	1	0	1		$A_i \wedge \overline{B_i} \wedge C_{i-1}$
1	1	1	1	1	$A_i \wedge B_i \wedge C_{i-1}$	$A_i \wedge B_i \wedge C_{i-1}$

☞ $S_i = (A_i \oplus B_i) \oplus C_{i-1}$

☞
$$\begin{aligned}
 C_i &= (A_i \wedge B_i \wedge \overline{C_{i-1}}) \vee (\overline{A_i} \wedge B_i \wedge C_{i-1}) \vee (A_i \wedge \overline{B_i} \wedge C_{i-1}) \vee (A_i \wedge B_i \wedge C_{i-1}) \\
 &= (A_i \wedge B_i \wedge \overline{C_{i-1}}) \vee (A_i \wedge B_i \wedge C_{i-1}) \vee (\overline{A_i} \wedge B_i \wedge C_{i-1}) \vee (A_i \wedge \overline{B_i} \wedge C_{i-1}) \\
 &= (A_i \wedge B_i) \vee (((\overline{A_i} \wedge B_i) \vee (A_i \wedge \overline{B_i})) \wedge C_{i-1}) \\
 &= (A_i \wedge B_i) \vee ((A_i \oplus B_i) \wedge C_{i-1})
 \end{aligned}$$




Digital Logic

Full Adder

A_i	B_i	C_{i-1}	S_i	C_i	S_i minterms	C_i minterms
0	0	0	0	0		
0	1	0	1	0	$\overline{A_i} \wedge B_i \wedge \overline{C_{i-1}}$	
1	0	0	1	0	$A_i \wedge \overline{B_i} \wedge \overline{C_{i-1}}$	
1	1	0	0	1		$A_i \wedge B_i \wedge \overline{C_{i-1}}$
0	0	1	1	0	$\overline{A_i} \wedge \overline{B_i} \wedge C_{i-1}$	
0	1	1	0	1		$\overline{A_i} \wedge B_i \wedge C_{i-1}$
1	0	1	0	1		$A_i \wedge \overline{B_i} \wedge C_{i-1}$
1	1	1	1	1	$A_i \wedge B_i \wedge C_{i-1}$	$A_i \wedge B_i \wedge C_{i-1}$

☞ $S_i = (A_i \oplus B_i) \oplus C_{i-1}$


☞ $C_i = (A_i \wedge B_i) \vee ((A_i \oplus B_i) \wedge C_{i-1})$





Digital Logic

Ripple Carry Adder




$$2 + 2 = 4 ?$$



Digital Logic

Ripple Carry Adder




$$2 + 2 = 4 !$$



Digital Logic

Ripple Carry Adder



$$2 - 1 = 1 ?$$



Digital Logic

Radix complements

☞ Can we define negative numbers such that our adder still works?

$$x - x = 0$$

Or: what can you add to 42 in an 8 bit binary representation such that the result will be 2^8 (and hence 0 in 8 bits)?

0	0	1	0	1	0	1	0
---	---	---	---	---	---	---	---

42

+

?	?	?	?	?	?	?	?
---	---	---	---	---	---	---	---

-42

=

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

256



Digital Logic

Radix complements

☞ Can we define negative numbers such that our adder still works?

$$x - x = 0$$

Or: what can you add to 42 in an 8 bit binary representation such that the result will be 2^8 (and hence 0 in 8 bits)?

0	0	1	0	1	0	1	0
---	---	---	---	---	---	---	---

42

+

1	1	0	1	0	1	1	0
---	---	---	---	---	---	---	---

-42

=

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

256



Digital Logic

Radix complements

☞ Can we define negative numbers such that our adder still works?

$$x - x = 0$$

Or: what can you add to 42 in an 8 bit binary representation such that the result will be 2^8 (and hence 0 in 8 bits)?

*“Invert all bits
and add 1”*

2's-complement
(as the
radix/base is 2)

0	0	1	0	1	0	1	0
---	---	---	---	---	---	---	---

42

+

1	1	0	1	0	1	1	0
---	---	---	---	---	---	---	---

-42

=

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

256



Digital Logic

2's complements

The 2's complement encoding interprets the natural binary range $2^{n-1} \dots 2^n - 1$ as negative numbers $-2^{n-1} \dots -1$

Natural binary numbers

0

$2^n - 1$

0	0	0	0	0	0	0	0	...	1	1	1	1	1	1	1	1
---	---	---	---	---	---	---	---	-----	---	---	---	---	---	---	---	---

2's complement binary numbers

-2^{n-1}

0

$2^{n-1} - 1$

1	0	0	0	0	0	0	0	...	0	0	0	0	0	0	0	0	...	0	1	1	1	1	1	1	1
---	---	---	---	---	---	---	---	-----	---	---	---	---	---	---	---	---	-----	---	---	---	---	---	---	---	---



Digital Logic

2's complements

The 2's complement encoding interprets the natural binary range $2^{n-1} \dots 2^n - 1$ as negative numbers $-2^{n-1} \dots -1$

It's all in your mind!

Natural binary numbers

0

$2^n - 1$

0	0	0	0	0	0	0	0	...	1	1	1	1	1	1	1	1
---	---	---	---	---	---	---	---	-----	---	---	---	---	---	---	---	---

2's complement binary numbers

-2^{n-1}

0


$2^{n-1} - 1$

1	0	0	0	0	0	0	0	...	0	0	0	0	0	0	0	0	...	0	1	1	1	1	1	1	1
---	---	---	---	---	---	---	---	-----	---	---	---	---	---	---	---	---	-----	---	---	---	---	---	---	---	---



Digital Logic

Ripple Carry Adder




$$2 - 1 = 1 ?$$



Digital Logic

Ripple Carry Adder




$$2 - 1 = 1 !$$

... with an overall carry-flag indicated.



Digital Logic

Ripple Carry Adder




How long does it take until the last carry flag stabilizes ?



Digital Logic

Ripple Carry Adder




What distinguishes the red from the green gates ?

☞ Carry-lookahead circuitry



Digital Logic

Arithmetic Logic Unit (ALU)



A simple ALU which can ADD, XOR, AND, OR two arguments.



Digital Logic

Towards States

(everything up to here was combinational logic)


How do we make operations depends on:

- ☞ ... an overflow in the previous operation?
 - ☞ ... the state of the CPU?
 - ☞ ... a counter having reached zero?
 - ☞ ... two arguments having been equal?
 - ☞ ... etc. pp.
- ☞ We need to hold on to some states!



Digital Logic

States




$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	?	?
0	1	?	?
1	0	?	?
1	1	?	?



Digital Logic

States




$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	?	?
0	1	?	?
1	0	?	?
1	1	Q	$\bar{Q}$



Digital Logic

States




$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	?	?
0	1	?	?
1	0	?	?
1	1	Q	$\bar{Q}$



Digital Logic

States




$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	?	?
0	1	1	0
1	0	?	?
1	1	Q	$\bar{Q}$



Digital Logic

States




$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	?	?
0	1	1	0
1	0	0	1
1	1	Q	$\bar{Q}$



Digital Logic

States



$\overline{S}$	$\overline{R}$	Q	$\overline{Q}$
0	0	$\frac{1}{2}$	$\frac{1}{2}$
0	1	1	0
1	0	0	1
1	1	Q	$\overline{Q}$


Assuming Q as well as $\overline{Q}$ to be active simultaneously may lead to instability.



Digital Logic

States

"S-R Flip-Flop"



$\bar{S}$	$\bar{R}$	Q	$\bar{Q}$
0	0	Forbidden	
0	1	1	0
1	0	0	1
1	1	Q	$\bar{Q}$



Digital Logic

Deriving SR Flip Flops

$\bar{S}$	$\bar{R}$	Q	Q		
0	0	0	*		
0	0	1	*		
0	1	0	1		
0	1	1	1		
1	0	0	0		
1	0	1	0		
1	1	0	0		
1	1	1	1		



Digital Logic

Deriving SR Flip Flops

$\bar{S}$	$\bar{R}$	Q	Q	Q minterms	
0	0	0	*	$S \wedge R \wedge \bar{Q}$	
0	0	1	*	$S \wedge R \wedge Q$	
0	1	0	1	$S \wedge \bar{R} \wedge \bar{Q}$	
0	1	1	1	$S \wedge \bar{R} \wedge Q$	
1	0	0	0		
1	0	1	0		
1	1	0	0		
1	1	1	1	$\bar{S} \wedge \bar{R} \wedge Q$	



Digital Logic

Deriving SR Flip Flops

$\bar{S}$	$\bar{R}$	Q	Q	Q minterms	Simplified	
0	0	0	*	$S \wedge R \wedge \bar{Q}$	S	
0	0	1	*	$S \wedge R \wedge Q$		
0	1	0	1	$S \wedge \bar{R} \wedge \bar{Q}$		
0	1	1	1	$S \wedge \bar{R} \wedge Q$		
1	0	0	0			$\bar{R} \wedge Q$
1	0	1	0			
1	1	0	0			
1	1	1	1	$\bar{S} \wedge \bar{R} \wedge Q$		

☞ $Q = S \vee (\bar{R} \wedge Q)$



Digital Logic

Deriving SR Flip Flops

$\bar{S}$	$\bar{R}$	Q	Q	Q minterms	Simplified	
0	0	0	*	$S \wedge R \wedge \bar{Q}$	S	
0	0	1	*	$S \wedge R \wedge Q$		
0	1	0	1	$S \wedge \bar{R} \wedge \bar{Q}$		
0	1	1	1	$S \wedge \bar{R} \wedge Q$		
1	0	0	0		$\bar{R} \wedge Q$	
1	0	1	0			
1	1	0	0			
1	1	1	1	$\bar{S} \wedge \bar{R} \wedge Q$		

☞ $Q = S \vee (\bar{R} \wedge Q) = \overline{\bar{S} \wedge \bar{R} \wedge Q}$




Digital Logic


Deriving SR Flip Flops

$\bar{S}$	$\bar{R}$	Q	Q	Q minterms	Simplified
0	0	0	*	$S \wedge R \wedge \bar{Q}$	S
0	0	1	*	$S \wedge R \wedge Q$	
0	1	0	1	$S \wedge \bar{R} \wedge \bar{Q}$	
0	1	1	1	$S \wedge \bar{R} \wedge Q$	
1	0	0	0		$\bar{R} \wedge Q$
1	0	1	0		
1	1	0	0		
1	1	1	1	$\bar{S} \wedge \bar{R} \wedge Q$	

$$\Rightarrow Q = S \vee (\bar{R} \wedge Q) = \overline{\bar{S} \wedge \bar{R} \wedge Q}$$




≡





Digital Logic


D Flip-Flop





Digital Logic


D Flip-Flop





Digital Logic


D Flip-Flop





Digital Logic


D Flip-Flop





Digital Logic


D Flip-Flop





Digital Logic


D Flip-Flop





Digital Logic


D Flip-Flop







Digital Logic

D Flip-Flop










Digital Logic


Master-Slave JK Flip-Flop





Digital Logic

Master-Slave JK Flip-Flop




Master is reset on the rising clock edge



Digital Logic


Master-Slave JK Flip-Flop





Digital Logic

Master-Slave JK Flip-Flop




Slave follows on the falling clock edge



Digital Logic

Master-Slave JK Flip-Flop




The decoupling between the two stages makes this flip-flop race free – even in JK-toggle mode.

Slave follows on the falling clock edge



Digital Logic

Register




Could serve as a generic, fast storage inside the CPU (general register)

Or to hold internal states (e.g. ALU overflow) of the CPU
which are used by e.g. branching instructions.



Digital Logic

Toggle Flip-Flop




Toggle Flip-Flops change state with every clock cycle.



Digital Logic

Counter




Your controller has many counters which can e.g. be used to delay operations without the need to execute instructions.



Digital Logic

Simple CPU Architecture



You can already build most of the components of a CPU by now.

(The most essential missing component is the **sequencer** which is a specialized state-machine.)


We will come back to the CPU architectures towards the end of the course.

☞ The next chapter will be about programming a CPU at machine level.



Digital Logic

STM32L476 Discovery







Digital Logic

STM32L476 Discovery

Debugger MCU



Display MCU



© 2017 Uwe R. Zimmer




Main MCU




Digital Logic

STM32L476 Discovery




Debugger state




User LEDs



Reset




OTG LEDs




Power

Over current



LCD



Joystick






Digital Logic

STM32L476 Discovery


Multiplexed 24 bit $\Sigma\Delta$ -DAC Converter with stereo power amp



Headphone jack




USB OTG



“9 axis” motion sensor
(underneath display):

- 3 axis accelerometer
- 3 axis gyroscope
- 3 axis magnetometer



Current meter to MCU
60 nA ... 50 mA



Microphone






Digital Logic

STM32L476 Discovery

There is a lot more hardware here than you could possibly master in one semester ...



... and you will master a lot more about CPUs at the end the course than you think now.

© 2017 Uwe R. Zimmer



Digital Logic

Summary

Digital Logic

- **Boolean Algebra**
 - Truth tables and Boolean operations
 - Minterms and simplifying expressions
- **Combinational Logic**
 - Logic gates
 - Numbers
 - Adders, ALU
- **State-oriented Logic**
 - Flip-Flops, registers and counters
- **CPU Architecture**