

Computer Organisation & Program Execution 2019



Asynchronism

Uwe R. Zimmer - The Australian National University

Asynchronism


Why?

How do you handle your communication flow?

- Do you have times when you check certain communication?
- Is certain communication interrupting you? – at any time?
- Do you assign “importance levels” to your communication channels/sources?

Asynchronism

STM32L476 Discovery




Asynchronism

References for this chapter

[Patterson 7]
David A. Patterson & John L. Hennessy
Computer Organization and Design – The Hardware/Software Interface
Chapter 4 “The Processor”,
Chapter 6 “Parallel Processors from Client to Cloud”
AKM edition, Morgan Kaufmann 2017

Asynchronism


STM32L476 Discovery



CPU
... running its sequence of machine instructions.

Asynchronism

STM32L476 Discovery




Asynchronism

Why?

How do you handle your communication flow?

Asynchronism


STM32L476 Discovery



CPU
... running its sequence of machine instructions.
■ How to interact with all the other devices inside the
MCU
?

Asynchronism

STM32L476 Discovery



CPU
... running its sequence of machine instructions.
■ How to interact with all the other devices inside the
MCU
?
■ ... and then with all the devices on the board?

Asynchronism



CPU

... running its sequence of machine instructions.




MCU

?

... and then with all the devices on the board?

... which is connected to the board?

rest of the world



STM32L476 Discovery

and then with the

© 2019 Peter K. Zimmer, The Australian National University Page 257 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Polling

Sequential machine instructions

All external devices need to be "checked" by asking for their status.

This should usually happen (semi-) regularly.

© 2019 Peter K. Zimmer, The Australian National University Page 258 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Polling

Sequential machine instructions

All external devices need to be "checked" by asking for their status.

This should usually happen (semi-) regularly.

This will lead to a loop of polling requests.

- Maximal latencies can be calculated straight forward.
- Simplicity of design (with small number of devices).
- Fastest option with small number of devices (like one).
- All devices will need to wait their turn ... even if this device is the only one with new data!
- The "main" program transforms into one large loop which can be hard to handle in terms of scalable program design.
- Events or data can be missed.

© 2019 Peter K. Zimmer, The Australian National University Page 259 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Processor Architectures

Interrupts

- One or multiple lines wired directly into the sequencer


Required for:

- Pre-emptive scheduling, timer driven actions, transient hardware interactions, ...

Usually preceded by an external logic ("interrupt controller") which accumulates and encodes all external requests.

On interrupt (if unmasked):

- CPU stops normal sequencer flow.
- Lookup of interrupt handler's address
- Current IP and state pushed onto stack.
- IP set to interrupt handler.



© 2019 Peter K. Zimmer, The Australian National University Page 260 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Polling

Sequential machine instructions

We successfully interrupted a sequence of operations ...




© 2019 Peter K. Zimmer, The Australian National University Page 261 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Interrupt processing

Interrupt handler




© 2019 Peter K. Zimmer, The Australian National University Page 262 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Interrupt processing

Interrupt handler




© 2019 Peter K. Zimmer, The Australian National University Page 263 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Interrupt processing

Interrupt handler

Push registers
Declare local variables




© 2019 Peter K. Zimmer, The Australian National University Page 264 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Interrupt processing

Interrupt handler


Push registers
Declare local variables
Run handler code
... do some I/O ...
... or run some time critical code ...



© 2019 Peter K. Zimmer, The Australian National University Page 265 of 481 (Chapter 5: "Asynchronism") up to page 1242

Asynchronism

Interrupt processing




We successfully interrupted
a sequence of operations ...

... and now the trick to
get to the other side




Asynchronism

Interrupt processing




Asynchronism

Interrupt processing




Asynchronism

Interrupt processing




Asynchronism

Interrupt processing




Asynchronism

Interrupt processing



Asynchronism


Interrupt processing



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism

Interrupt processing


Interrupt handler



Asynchronism


Interrupt processing

Interrupt handler



Asynchronism

Interrupt processing



Asynchronism

Interrupt handler

Things to consider


- Interrupt handler code can be interrupted as well.
- Are you allowing to interrupt an interrupt handler with an interrupt on the same priority level (e.g. the same interrupt)?
- Can you overrun a stack with interrupt handlers?

Can we have one of those?

Busy!
Do Not Disturb!


Asynchronism

Context switch



Asynchronism

Interrupt processing



Asynchronism


Multiple programs

If we can execute interrupt handler code "concurrently" to our "main" program:

- Can we then also have multiple "main" programs?

Asynchronism

Context switch



Asynchronism


Interrupt handler

Things to consider

- Interrupt handler code can be interrupted as well.
- Are you allowing to interrupt an interrupt handler with an interrupt on the same priority level (e.g. the same interrupt)?
- Can you overrun a stack with interrupt handlers?


Asynchronism

Context switch




Asynchronism

Context switch



Asynchronism


Context switch



Page 293 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Context switch



Page 296 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Multi-tasking and Contention


Anything else could go wrong?

- ⚠ If there is neither communication nor contention between concurrent parts ... all is easy ... and boring.
- ⚠ What happens if concurrent programs share data?

Page 299 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism


Context switch



Page 294 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Context switch



Page 297 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Shared variables

Atomic load & store operations

- ⚠ Assumption 1: every individual base memory cell (word) load and store access is atomic
- ⚠ Assumption 2: there is no atomic combined load-store access

G : Natural := 0; -- assumed to be mapped on a 1-word cell in memory

```
task body P1 is
begin
  G := 1;
  G := G + G;
end P1;

task body P2 is
begin
  G := 2;
  G := G + G;
end P2;


task body P3 is
begin
  G := 3;
  G := G + G;
end P3;
```

⚠ What is the value of G?

Page 300 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Context switch



Page 295 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Multi-tasking and Contention

Anything else could go wrong?

- ⚠ Assumption 1: every individual base memory cell (word) load and store access is atomic
- ⚠ Assumption 2: there is no atomic combined load-store access

G : word 0x00000000

```
ldr r4, =G
mov r1, #1
str r1, [r4]
ldr r2, [r4]
ldr r3, [r4]
add r1, r2, r3
str r1, [r4]

ldr r4, =G
mov r1, #2
str r1, [r4]
ldr r2, [r4]
ldr r3, [r4]
add r1, r2, r3
str r1, [r4]
```

⚠ What is the value in memory cell G after all three programs complete?

Page 298 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Shared variables

Atomic load & store operations

- ⚠ Assumption 1: every individual base memory cell (word) load and store access is atomic
- ⚠ Assumption 2: there is no atomic combined load-store access

G : word 0x00000000

```
ldr r4, =G
mov r1, #1
str r1, [r4]
ldr r2, [r4]
ldr r3, [r4]
add r1, r2, r3
str r1, [r4]

ldr r4, =G
mov r1, #2
str r1, [r4]
ldr r2, [r4]
ldr r3, [r4]
add r1, r2, r3
str r1, [r4]
```

⚠ What is the value in memory cell G after all three programs complete?

Page 301 of 481 | Chapter 5: "Asynchronism" | 10 | Page 124

Asynchronism

Shared variables

This is terrible!

Nobody is their right mind would analyse a program like that.

⚠️ ... are we missing something?

⚠️ ... is there an elegant way out?

Asynchronism

Mutual exclusion ... or the lack thereof

```
Count: .word 0x00000000


ldr r4, =Count
mov r1, #1

for_enter:
    cmp r1, #100
    bgt end_for_leave

    ldr r2, [r4]
    sub r2, #1
    str r2, [r4]

    add r1, #1
    add b
    for_enter
end_for_leave
```

⚠️ What is the value at address Count after both programs complete?



Asynchronism

Mutual exclusion ... or the lack thereof

Count : Integer := 0;

```
task body Enter is
begin
    for i := 1 .. 100 loop
        Count := Count + 1;
    end loop;
end Enter;
```

⚠️ What is the value of Count after both programs complete?

Asynchronism

Mutual exclusion ... or the lack thereof


```
Count: .word 0x00000000

ldr r4, =Count
mov r1, #1

for_enter:
    cmp r1, #100
    bgt end_for_leave

    enter_strex_fail:
        ldrex r2, [r4] ; tag [r4] as exclusive
        sub r2, #1
        strex r2, [r4] ; only if untouched
        chnz r2, enter_strex_fail
        add r1, #1
        add b
        for_enter
    end_for_leave
```

⚠️ What is the value at address Count after both programs complete?



Asynchronism

Mutual exclusion ... or the lack thereof

```
Count: .word 0x00000000

ldr r4, =Count
mov r1, #1

for_enter:
    cmp r1, #100
    bgt end_for_enter
    ldr r2, [r4]
    sub r2, #1
    str r2, [r4]
    add r1, #1
    b for_enter
end_for_leave
```

⚠️ What is the value at address Count after both programs complete?

Asynchronism

Mutual exclusion

```
Count: .word 0x00000000

ldr r4, =Count
mov r1, #1


for_enter:
    cmp r1, #100
    bgt end_for_enter

    enter_strex_fail:
        ldrex r2, [r4] ; tag [r4] as exclusive
        sub r2, #1
        strex r2, [r4] ; only if untouched
        chnz r2, enter_strex_fail
        add r1, #1
        add b
        for_enter
    end_for_leave
```

Any context switch needs to clear reservations

leave_strex_fail:

⚠️ What is the value at address Count after both programs complete?



Asynchronism

Mutual exclusion

```

Count: .word 0x00000000
ldr r4, =Count
mov r1, #1
for_enter:
cmp r1, #100
bgt end_for_leave
enter_strex_fail:
ldrex r2, [r4] ; tag [r4] as exclusive
add r2, #1 ; only if untouched
strex r2, [r4] ; only if untouched
cbnz r2, enter_strex_fail
add r1, #1
b for_enter
end_for_enter:

```

Any context switch needs to clear reservations

Asks for forgiveness

for_leave:
bgt end_for_leave
leave_strex_fail:
ldrex r2, [r4] ; tag [r4] as exclusive
sub r2, #1 ; only if untouched
strex r2, [r4] ; only if untouched
cbnz r2, leave_strex_fail
add r1, #1
b for_enter
end_for_leave:

⚠ Light weight solution – sometimes referred to as “lock-free” or “lockless”.

Asynchronism


Beyond atomic hardware operations

Semaphores

Types of semaphores:

- **Binary semaphores:** restricted to {0, 1} or {False, True} resp. Multiple V(signal) calls have the same effect than a single call.
- Atomic hardware operations support binary semaphores.
- Binary semaphores are sufficient to create all other semaphore forms.
- **General semaphores** (counting semaphores): non-negative number (range limited by the system) P and V increment and decrement the semaphore by one.
- **Quantity semaphores:** The increment (and decrement) value for the semaphore is specified as a parameter with P and V.

⚠ All types of semaphores must be initialized: often the number of processes which are allowed inside a critical section, i.e. “1”.



Asynchronism

Beyond atomic hardware operations



Semaphores

Basic definition (Dijkstra 1968)

Assuming the following three conditions on a shared memory cell between processes:

- a set of processes agree on a variable S operating as a flag to indicate synchronization conditions
- an atomic operation P on S – for ‘passeren’ (Dutch for ‘pass’):
P(S): [as soon as S > 0 then S := S - 1] ⚠ this is a potentially delaying operation
- an atomic operation V on S – for ‘vrijgeven’ (Dutch for ‘to release’):
V(S): [S := S + 1]

⚠ then the variable S is called a **Semaphore**.



Asynchronism


Beyond atomic hardware operations

Semaphores

... as supplied by operating systems and runtime environments

- a set of processes $P_1 \dots P_N$ agree on a variable S operating as a flag to indicate synchronization conditions
- an atomic operation Wait on S: (aka ‘Suspend_Until_True’, ‘sem_wait’, ...)
Process P_i : Wait (S):
[if S > 0 then S := S - 1
else suspend P_i on S]
- an atomic operation Signal on S: (aka ‘Set_True’, ‘sem_post’, ...)
Process P_i : Signal (S):
[if $\exists P_j$ suspended on S then release P_j
else S := S + 1]

⚠ then the variable S is called a **Semaphore** in a scheduling environment.



Asynchronism

Semaphores

```

S : Semaphore := 1;

task body P1 is
begin
loop
---- non_critical_section_i;
wait (S);
---- critical_section_i;
signal (S);
end loop;
end P1;

-- Works?

```

page 129 of 481 | chapter 9: "Asynchronism" up to page 132

Asynchronism

Semaphores

```

S : Semaphore := 1;

task body P1 is
begin
loop
---- non_critical_section_i;
wait (S);
---- critical_section_i;
signal (S);
end loop;
end P1;

-- Mutual exclusion! No deadlock! No global live-lock!
-- Works for any dynamic number of processes
-- Individual starvation possible!

```

page 130 of 481 | chapter 9: "Asynchronism" up to page 132

Asynchronism

Semaphores

```

S1, S2 : Semaphore := 1;

task body P1 is
begin
loop
---- non_critical_section_i;
wait (S1);
---- critical_section_i;
signal (S1);
end loop;

---- non_critical_section_j;
wait (S2);
---- critical_section_j;
signal (S2);
end P1;

-- Works too?

```

page 131 of 481 | chapter 9: "Asynchronism" up to page 132

Asynchronism

Semaphores

```

S1, S2 : Semaphore := 1;

task body P1 is
begin
loop
---- non_critical_section_i;
wait (S1);
---- critical_section_i;
signal (S2);
signal (S1);
end loop;
end P1;

-- Mutual exclusion! No global live-lock!
-- Works for any dynamic number of processes.
-- Individual starvation possible!
-- Deadlock possible!

```

page 132 of 481 | chapter 9: "Asynchronism" up to page 133

Asynchronism

Semaphores

```

S1, S2 : Semaphore := 1;

task body P1 is
begin
loop
---- non_critical_section_i;
wait (S1);
---- critical_section_i;
signal (S2);
signal (S1);
end loop;
end P1;

-- Mutual exclusion! No global live-lock!
-- Works for any dynamic number of processes.
-- Individual starvation possible!
-- Deadlock possible!

```

Concurrent programming languages offer **higher abstraction** and **safier** synchronization mechanisms.

page 133 of 481 | chapter 9: "Asynchronism" up to page 133

Asynchronism

Summary

Asynchronism

- **Interrupts & Exceptions**
 - Concept
 - Hardware/Software interaction
 - Recursive interrupts
- **Concurrency & Synchronization**
 - Race conditions
 - Synchronization
 - Passing data

page 134 of 481 | chapter 9: "Asynchronism" up to page 135