# System Software: The Virtual Machine

Andrew Harn

University of Central Florida

## Virtual Machines

- A machine implemented by software
- Used to run intermediate code
  - Very portable
  - Can track and test ISA
- Made in the 70s, referred as P-code machines (PM) for Pascal compilers
- A more modern example would be the JVM which takes in Java bytecode as the input


# The P-Machine Instruction Format (PM/0)

- The ISA of the PM/0 has 22 instructions, each in the format of:
  - ► <OP, L, M>
  - ▶ **OP** The operation code
  - ► L The lexicographical level
  - ▶ M Depends on the oPCode, it could be:
    - ► A number (**LIT, INT**)
    - ► A program address (JMP, JPC, CAL)
    - ► A data address (LOD, STO)
    - ▶ Identity of the operator **OPR**

#### The P-Code Machine

- ► The Interpreter if PM/0 consists of a stack of activation records (AR) on top of the underlying code of the program
- An activation record (AR) is simply a data structure used to store data of a sub-routine in order to organize program execution
- In addition to the stack, the machine has a CPU with four registers:
  - ▶ Base Pointer (BP) points to the base of the current AR in the stack
  - ► Stack Pointer (SP) points to the top of the stack
  - Program Counter (PC)
  - Instruction Register (IR)

# Virtual Machine: With CPU



# Parts of the Activation Record (AR)

- Functional Value points to the memory location to store the function return value
- Parameters & Locals are Space used to store parameters and local variables of the procedure
- Return Address points to the line of code for the next instruction to be execution after the termination of the current function/procedure (when the AR is no loner needed)
- Dynamic Link points to the previous stack frame
- ▶ **Static Link** points to the frame of the procedure that encloses the current procedure
  - Relevant only when procedure can hold other procedures

# Instruction Cycle

- As with the VN Machine, the P-Machine has the fetch and execute step for the instruction cycle
- Fetch Step An instruction is fetched from the code (IR ← code[PC]), and the program counter is incremented (PC ← PC+1)
- ► Execute Step In this step, an operation is executed depending on IR.OP. If this value is OPR than the IR.M is used to identify what the appropriate arithmetic/logical instruction is to execute.

## P-Machine ISA

- 01- LIT 0,  $M \rightarrow$  Push constant value (literal) M onto stack
- 02 OPR (To be defined in the next slide)
- 03 LOD L,  $M \rightarrow$  Push from location at offset M in frame L levels down.
- 04 STO L,  $M \rightarrow$  Store in location at offset M in frame L levels down.
- 05 CAL L,  $M \rightarrow$  Call procedure at M (generates new block mark and PC = M).
- 06 INC 0,  $M \rightarrow$  Allocates M locals (add M to SP), first three are SL, DL, RA.
- $07 JMP \ 0, M \rightarrow PC = M.$
- 08 JPC  $0, M \rightarrow$  Jump to M if top of stack element is 0 and decrement SP.
- 09 WRT 0, 0  $\rightarrow$  (print (stack[SP]) and SP  $\leftarrow$  SP 1

# P-Machine ISA: OPR

```
RTN
            0,0 → Return operation (i.e. return from subroutine)
OPR
           0,1 \rightarrow NEG  (stack[SP] \leftarrow -stack[SP])
                   \rightarrow ADD (SP \leftarrow SP - 1 and stack[SP] \leftarrow stack[SP] + stack[SP + 1])
OPR
                   \rightarrow SUB (SP \leftarrow SP - 1 and stack[SP] \leftarrow stack[SP] - stack[SP + 1])
OPR
           0,4 \rightarrow MUL (SP \leftarrow SP - 1 \text{ and stack[SP]} \leftarrow stack[SP] * stack[SP + 1])
OPR
           0,5 \rightarrow DIV (SP \leftarrow SP - 1 \text{ and stack[SP]} \leftarrow \text{stack[SP]} / \text{stack[SP + 1]})
OPR
OPR
           0,6 \rightarrow ODD (stack[SP] \leftarrow stack[SP] mod 2)
                   \rightarrow MOD (SP \leftarrow SP - 1 and stack[SP] \leftarrow stack[SP] mod stack[SP + 1])
OPR
OPR
            0.8 \rightarrow EQL (SP \leftarrow SP - 1 and stack[SP] \leftarrow stack[SP] == stack[SP + 1])
            0.9 \rightarrow NEQ (SP \leftarrow SP - 1 \text{ and } stack[SP] \leftarrow stack[SP] != stack[SP + 1])
OPR
           0,10 \rightarrow LSS (SP \leftarrow SP - 1 and stack[SP] \leftarrow stack[SP] < stack[SP + 1])
OPR
           0,11 \rightarrow LEQ (SP \leftarrow SP - 1 \text{ and stack[SP]} \leftarrow stack[SP] <= stack[SP + 1])
OPR
           0,12 \rightarrow GTR (SP \leftarrow SP - 1 \text{ and stack[SP]} \leftarrow stack[SP] > stack[SP + 1])
OPR
            0,13 \rightarrow GEQ (SP \leftarrow SP - 1 \text{ and stack[SP]} \leftarrow stack[SP] >= stack[SP + 1])
OPR
```

# P-Machine ISA

```
01 - LIT 0, M \rightarrow SP \leftarrow SP + 1;
                            stack[SP] \leftarrow M;
02 - RTN \quad 0, 0 \rightarrow SP \leftarrow BP -1;
                             PC \leftarrow stack[SP + 3];
                             BP \leftarrow stack[SP + 2];
03 - LOD L, M \rightarrow SP \leftarrow SP + 1;
                             stack[SP] \leftarrow stack[base(L) + M];
04 - STO L, M \rightarrow \text{stack[base(L)} + M] \leftarrow \text{stack[SP]};
                              SP \leftarrow SP -1;
```

## P-Machine ISA

```
05 - CAL L, M \rightarrow stack[SP + 1] \leftarrow base(L);
                        stack[SP + 2] \leftarrow BP;
                         stack[SP + 3] \leftarrow PC;
                         BP \leftarrow SP + 1;
                         PC \leftarrow M;
06 - INC 0, M \rightarrow SP \leftarrow SP + M;
07 - JMP \ 0, M \rightarrow PC = M;
08 - JPC \ 0, M \rightarrow if stack[SP] == 0 then PC \leftarrow M;
                         SP \leftarrow SP - 1;
09 - WRT 0, 0 \rightarrow print (stack[SP]);
                         SP \leftarrow SP - 1;
```

/\* static link (SL)

/\* dynamic link (DL)

/\* return address (RA)

# PM/0: Code Generation

Programming example using PL/0

0 JMP 0 10 /\* constant declaration **const** n = 13; 1 JMP 0 2 /\* variable declaration var i,h; 2 INC 0 5 procedure sub; \ 3 LIT 0 13

const k = 7; var j,h; begin /\* procedure /\* declaration j:=n;

i:=1; h:=k; end;

begin /\* main starts here

i:=3; h:=0;

call sub; end.

P-code for the program on the left

4 STO 0 3

5 LIT 0 1

6 STO 1 3

7 LIT 0 7

8 STO 0 4

9 OPR 0 0

10 INC 0 5

11 LIT 0 3

12 STO0 3

13 LIT 0 0

14 STO 0 4

15 CAL 0 2

16 OPR 0 0