Systems Software: P-Machine Example #2

Andrew Harn

University of Central Florida

PL/0 Language

► The high level language used for the P-Machine

```
var product, a, b;
                               begin
                                 product := 0;
procedure mult;
  begin
                                 in a;
    while a > 0 do:
                                 in b;
      begin
                                 call mult;
        call add;
                                 out product;
        a := a - 1;
                              end.
      end;
  end;
procedure add;
  begin
    product := product + b;
  end;
end;
```

The compiled PL/0 language

- ► The previous code is compiled into the assembly language for the P-Machine
- We will go over the execution of this code while watching the state of the machine
- For this example, we are assuming the input "3" and "4" from the user

```
0 JMP 0 21
               16 LOD 1 3
 1 JMP 0 3
               17 LOD 1 5
 2 JMP 0 15
               18 OPR 0 2
 3 INC 0 3
               19 STO 1 3
4 LOD 1 4
               20 OPR 0 0
 5 LIT 0 0
               21 INC 0 6
               22 LIT 0 0
6 OPR 0 12
 7 JPC 0 14
               23 STO 0 3
8 CAL 1 15
               24 IN
9 LOD 1 4
               25 STO 0 4
               26 IN
10 LIT 0 1
11 OPR 0 3
               27 STO 0 5
12 STO 1 4
               28 CAL 0 3
13 JMP 0 4
               29 LOD 0 3
               30 OUT 0 0
14 OPR 0 0
15 INC 0 3
               31 OPR 0 0
```

BP SP PC

AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP
      0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
             22 LIT 0 0
 6 OPR 0 12
 7 JPC 0 14
             23 STO 0 3
8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
             28 CAL 0 3
12 STO 1 4
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```

BP SP PC

Code

AR Stack

BP SP PC
??????

AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```

BP SP PC
??????0


AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14 23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```

BP SP PC
???0??


AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
0 JMP 0 21
 1 JMP 0 3
            17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
            19 STO 1 3
 3 INC 0 3
            20 OPR 0 0
4 LOD 1 4
            21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
8 CAL 1 15
            24 IN
            25 STO 0 4
9 LOD 1 4
10 LIT 0 1
            26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
14 OPR 0 0
            30 OUT 0 0
15 INC 0 3
            31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
             26 IN
10 LIT 0 1
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
4 LOD 1 4
             20 OPR 0 0
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack

```
0 JMP 0 21 16 LOD 1 3
 1 JMP 0 3
            17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
            19 STO 1 3
            20 OPR 0 0
4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
8 CAL 1 15
            24 IN
9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
            26 IN
11 OPR 0 3
            27 STO 0 5
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
14 OPR 0 0
            30 OUT 0 0
15 INC 0 3
            31 OPR 0 0
```

???034|0029|069

AR Stack

```
0 JMP 0 21, 16 LOD 1 3
 1 JMP 0 3
             17 LOD 1 5
 2 JMP 0 15
            18 OPR 0 2
 3 INC 0 3
             19 STO 1 3
            20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
14 OPR 0 0
            30 OUT 0 0
15 INC 0 3
            31 OPR 0 0
```

???034|0029|0690


AR Stack

```
16 LOD 1 3
0 JMP 0 21
 1 JMP 0 3 17 LOD 1 5
 2 JMP 0 15
            18 OPR 0 2
 3 INC 0 3
            19 STO 1 3
            20 OPR 0 0
4 LOD 1 4
5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
8 CAL 1 15
            24 IN
9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
            26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```

BP SP PC
???034 | 0029 | 06904


AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
            17 LOD 1 5
 2 JMP 0 15, 18 OPR 0 2
 3 INC 0 3
            19 STO 1 3
            20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
            26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```




AR Stack

```
0 JMP 0 21 16 LOD 1 3
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3 19 STO 1 3
 4 LOD 1 4
             20 OPR 0 0
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
             30 OUT 0 0
14 OPR 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
0 JMP 0 21 16 LOD 1 3
 1 JMP 0 3
             17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
            19 STO 1 3
 4 LOD 1 4 20 OPR 0 0
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
 6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
            27 STO 0 5
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack

```
0 JMP 0 21 16 LOD 1 3
 1 JMP 0 3
            17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
            19 STO 1 3
            20 OPR 0 0
4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
8 CAL 1 15
            24 IN
9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
            26 IN
11 OPR 0 3
            27 STO 0 5
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
14 OPR 0 0
            30 OUT 0 0
15 INC 0 3
            31 OPR 0 0
```

???424 | 0029 | 069

AR Stack

```
0 JMP 0 21, 16 LOD 1 3
 1 JMP 0 3
             17 LOD 1 5
 2 JMP 0 15
            18 OPR 0 2
 3 INC 0 3
             19 STO 1 3
            20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```

???424 | 0029 | 0694


AR Stack

```
16 LOD 1 3
0 JMP 0 21
 1 JMP 0 3 17 LOD 1 5
 2 JMP 0 15
            18 OPR 0 2
 3 INC 0 3
            19 STO 1 3
            20 OPR 0 0
4 LOD 1 4
5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
8 CAL 1 15
            24 IN
9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
            26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```

BP SP PC
???424 | 0029 | 06944


AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
            17 LOD 1 5
 2 JMP 0 15, 18 OPR 0 2
 3 INC 0 3
            19 STO 1 3
            20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
            26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```




AR Stack

```
0 JMP 0 21 16 LOD 1 3
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3 19 STO 1 3
 4 LOD 1 4
             20 OPR 0 0
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
             30 OUT 0 0
14 OPR 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack


```
0 JMP 0 21 16 LOD 1 3
 1 JMP 0 3
             17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
            19 STO 1 3
 4 LOD 1 4 20 OPR 0 0
 5 LIT 0 0
            21 INC 0 6
6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
            24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
            30 OUT 0 0
14 OPR 0 0
15 INC 0 3
            31 OPR 0 0
```



AR Stack


```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```

Flash Forward a Couple Dozen Instructions...




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
             27 STO 0 5
11 OPR 0 3
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
             30 OUT 0 0
14 OPR 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
             30 OUT 0 0
14 OPR 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
             29 LOD 0 3
13 JMP 0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
            18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
            21 INC 0 6
 6 OPR 0 12
            22 LIT 0 0
 7 JPC 0 14
            23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
            25 STO 0 4
10 LIT 0 1
             26 IN
            27 STO 0 5
11 OPR 0 3
12 STO 1 4
            28 CAL 0 3
13 JMP 0 4
            29 LOD 0 3
14 OPR 0 0
            30 OUT 0 0
15 INC 0 3
            31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
 3 INC 0 3
             19 STO 1 3
             20 OPR 0 0
 4 LOD 1 4
 5 LIT 0 0
             21 INC 0 6
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
 9 LOD 1 4
             25 STO 0 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
             30 OUT 0 0
14 OPR 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
   LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
             28 CAL 0 3
12 STO 1 4
13 JMP
             29 LOD 0 3
      0 4
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```




AR Stack

```
16 LOD 1 3
 0 JMP 0 21
             17 LOD 1 5
 1 JMP 0 3
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
  JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
 8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 QPR 0 3
             27 STO 0 5
12 STQ 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```



AR Stack

```
16 LOD 1 3
 0 JMP 0 21
 1 JMP 0 3
             17 LOD 1 5
             18 OPR 0 2
 2 JMP 0 15
             19 STO 1 3
 3 INC 0 3
             20 OPR 0 0
 4 LOD 1 4
             21 INC 0 6
 5 LIT 0 0
 6 OPR 0 12
             22 LIT 0 0
 7 JPC 0 14
             23 STO 0 3
8 CAL 1 15
             24 IN
             25 STO 0 4
 9 LOD 1 4
10 LIT 0 1
             26 IN
11 OPR 0 3
             27 STO 0 5
12 STO 1 4
             28 CAL 0 3
13 JMP 0 4
             29 LOD 0 3
14 OPR 0 0
             30 OUT 0 0
15 INC 0 3
             31 OPR 0 0
```