

C	A	Q	M			
0	0000	1101	1011	Initia	1	Values
0	1011 0101	1101 1110	1011 1011	Add Shift	}	First Cycle
0	0010	1111	1011	Shift	}	Second Cycle
0	1101 0110	1111 1111	1011 1011	Add Shift	}	Third Cycle
1	0001 1000	1111 1111	1011 1011	Add Shift	}	Fourth Cycle

(b) Example from Figure 9.7 (product in A, Q)

Figure 9.8 Hardware Implementation of Unsigned Binary Multiplication