ASCI A24 GPU Course

December 11, 2024

Alessio Sclocco & Ben van Werkhoven

netherlands Science center

Introduction: Alessio Sclocco

Research Software Engineer @ Netherlands eScience Center <u>a.sclocco@esciencecenter.nl</u>



- 2011-2012 researcher at VU Amsterdam
 - Working on GPUs for radio astronomy
- 2012-2017 PhD at VU Amsterdam
 - "Accelerating Radio Astronomy with Auto-Tuning"
- 2015-2016 scientific programmer at ASTRON, the Netherlands Institute for Radio Astronomy
 - Designing and developing a real-time GPU pipeline for the Westerbork radio telescope
- 2019 visiting scholar at Nanyang Technological University in Singapore
 - Real-time tracking of social insects
- 2017-now Research Software Engineer at the Netherlands eScience Center
 - Radio astronomy, climate modeling, biology, natural language processing, high-energy physics, medical imaging



Introduction: Ben van Werkhoven

Ben van Werkhoven
Assistant Professor at LIACS, Leiden University & eScience Center
b.van.werkhoven@liacs.leidenuniv.nl



Research interests:

High-Performance Computing, GPU programming, automatic performance tuning (auto-tuning), concurrency and multi-threading, software optimization techniques, energy efficiency, mixed-precision and accuracy, performance modeling, research software engineering

Background:

- 2010-2014 PhD "Scientific Supercomputing with Graphics Processing Units" at VU Amsterdam (prof. Henri Bal)
- 2014-2023 Research Software Engineer at the Netherlands eScience Center
- 2023-now Assistant Professor at LIACS, Leiden University

Schedule

- 09:00 09:10 Course introduction
- 09:10 09:25 Introduction to GPU computing
- 09:25 09:50 Introduction to GPU programming
- 09:50 10:10 Overview of GPU programming models
- 10:10 10:30 Introduction to CUDA programming
- 10:30 11:00 Coffee break
- 11:00 11:35 Hands-on exercise 1
- 11:35 11:55 Host code
- 11:55 12:10 CUDA memories (part 1)
- 12:10 12:30 Hands-on exercise 2
- 12:30 13:30 Lunch
- 13:30 13:45 CUDA memories (part 2)
- 13:45 14:15 Hands-on exercise 3
- 14:15 14:30 Asynchronous processing
- 14:30 14:45 CUDA program execution
- 15:00 15:30 Coffee break
- 15:30 16:00 GPU optimizations
- 16:00 16:30 Auto-tuning
- 16:30 16:55 Hands-on exercise 4
- 16:55 17:00 Closing remarks


- Get your own copy of the slides so you can read along and click on links
 - See: https://github.com/benvanwerkhoven/gpu-course/
 - Clone the repository to have access to slides and hands-on exercises


- Our slides are sometimes very wordy, this is intentional, so they may serve as a reference that you can read again later
- In code samples on the slides we sometimes abbreviate the code a bit to save space




Introduction to GPU Computing















Summarizing CPU and GPU Design Trends with Product Data Yifan Sun, Nicolas Bohm Agostini, Shi Dong, and David Kaeli, 2020

GPUs in the high-performance computing landscape


- GPUs are widely used to accelerate HPC applications
- On the November 2024 edition of the Top500 list:
 - The fastest supercomputer (El Capitan) have GPUs
 - The three (known) exascale machines (El Capitan, Frontier, Aurora) have GPUs
 - The top 5 systems have GPUs
 - 9 of the top 10 systems have GPUs




The World's Fastest Supercomputer: El Capitan



- Different goals produce different designs
 - GPU assumes workload is highly parallel
 - CPU must be good at everything, parallel or not
- CPU: minimize latency experienced by 1 thread
 - Big on-chip caches
 - Sophisticated control logic
- GPU: maximize throughput of all threads
 - Multithreading can hide latency, so no big caches
 - Control logic
 - Much simpler
 - Less: share control logic across many threads







The computer architecture is very different:

- Algorithms need to be parallelized and mapped to the hardware
- Requires software to be rewritten in specialized programming language
- Optimizing for compute performance requires knowledge about hardware

GPUs are on separate devices:

 Have to deal with separate memory space, limited bandwidth between host and device memory







Introduction to GPU Programming




The computer architecture is very different:

- Algorithms need to be parallelized and mapped to the hardware
- Requires software to be rewritten in specialized programming language
- Optimizing for compute performance requires knowledge about hardware

GPUs are on separate devices:

 Have to deal with separate memory space, limited bandwidth between host and device memory



GPU Programs consists of a *host* (CPU) and a *device* (GPU) part

The host part manages:

- Both host and device memory
- Data transfers between host and device memory
- Starting device *kernels* (functions on the device)

The device part consist of kernels, that:

- Are executed by huge amounts of parallel threads at the same time
- Divide the data-parallel workload among these threads
- Switches execution between groups of threads to hide memory latency

For the host code:

- Several language bindings for GPU Programming exist:
 - C/C++: CUDA, OpenCL, HIP, SYCL
 - Python: PyCuda, PyOpenCL, CuPy
 - Java: JCuda and JOCL
 - Fortran: CudaFortran
 - Matlab: MexCuda (using mexfiles)
 - Julia: CUDA.jl, AMDGPU.jl, oneAPI.jl

For the device code:


- Mainly three options:
 - Write your own kernels in CUDA, HIP, SYCL or OpenCL
 - Use GPU-enabled libraries (kernels written by someone else)
 - GPU Code generators (kernels written by compilers)

- There are many code optimizations that can be parameterized:
 - The number of threads per thread block in each dimension
 - Loop unrolling factors
 - The number of items processed per thread
 - The total work per thread block
 - Different schemes for using shared memory
 - Different parallelization schemes
- Optimizing GPU code is finding the best performing combination for all these parameters
- Auto-tuners are used to automate the search process

- GPU memory is typically smaller than host memory (40GB vs 256GB)
- Multiple GPUs each have their own device memory space
- Data copied to the GPU may become stale on the host
- Transferring data to the GPU is expensive (because of the relatively low PCIe bandwidth, better with NVLink)
- In general it's best to keep working on transferred data for as long as possible
- It's possible to overlap data transfers with GPU computations and data transfers in the opposite direction

Main differences normal and GPU programming:


- 1. Algorithms need to be parallelized and mapped to the hardware
- 2. Requires software to be rewritten in specialized programming language
- 3. Optimizing for compute performance requires knowledge about hardware
- 4. Must deal with separate memory space, limited bandwidth between host and device memory







Overview of GPU Programming models








- Act as drop-in replacements for CPU libraries
- There aren't that many, and their application is often limited
- Difficult to build:
 - Library must maintain state, any init() or destroy() method already breaks transparency
 - Library designer must decide how to manage GPU memory
- Difficult to use:
 - Optimizing application performance is hard when you don't know what happens inside the library





- Generally, the user is responsible for managing GPU memory
- Often use specialized objects that represents data in GPU memory
- Easy access to highly-optimized and tuned GPU routines
- Either focused on specific functionality or offering a 'GPU Array'-like datatype

- Fast Fourier Transforms: cuFFT, clFFT, hipFFT, rocFFT, vkFFT
- BLAS (linear algebra): cuBLAS, clBlas, rocBlas, clBlast (auto-tuned), SYCL-BLAS
- Random number generation: cuRAND, rocRAND
- Sparse matrix operations: cuSparse, hipSparse
- Deep neural networks: cuDNN, OpenCV DNN, SYCL-DNN

• Practically all of these can be used directly from C++, many have Python bindings, bindings for other languages are not that commonly available or only supported by relatively small open-source projects

Datatype-Oriented Libraries

- Matlab: gpuArray
 - Provides access to many operations using cuBLAS, cuFFT underneath
 - Also JIT-compiles groups of pointwise array operations into CUDA kernels
- Python
 - CuPy: A NumPy-compatible array library accelerated by CUDA
 - Includes functionality for compiling 'raw' CUDA kernels
 - Includes bindings to cuBLAS, cuFFT, cuDNN, ...
 - JAX: A NumPy drop-in replacement
 - automatic differentiation and JIT compilation
 - PyTorch: Open source machine learning framework
 - Includes Tensor data type with CUDA backend
 - Can be used to interface cuBLAS, cuRAND, cuFFT, cuDNN, cuSPARSE, ...
 - Numba: Open source JIT compiler for Python/Numpy code
 - Compiles to CUDA or ROCm
 - Includes Python bindings to CUDA
 - cuDF: A Pandas-like GPU DataFrame library
 - Supports operations for loading, joining, aggregating, filtering, and otherwise manipulating data
 - Integrates with Dask for distributed and out-of-core computations
- ArrayFire, can be used from C, Rust, or Python
 - Includes functions for many image processing, linear algebra, and machine learning operations


CUDA SDK Samples include many simple example codes to illustrate how to use cuBLAS, cuFFT, and so on: https://developer.nvidia.com/cuda-code-samples

Examples on how to use libraries from AMD's ROCm platform are included in the documentation: https://rocmdocs.amd.com

Intel's <u>OneAPI toolkit</u> includes many numerical libraries and code samples

The datatype-oriented libraries often include their own memory managers, which can be great but sometimes complicates interoperability.

If you are not using C++ or Python, it is generally possible to write a small C++ code that calls the library function and can be called from another language, e.g. Fortran.



OpenACC and OpenMP:

- Open standards for *directives* that can be implemented by compilers
- Directives are language constructs that specify how compilers should process their input
- What does a directive look like?
 - In C: **#pragma acc** *directive-name* [clauses]
 - In Fortran: **!\$acc** *directive-name* [clauses]
- Example:
 - #pragma acc parallel

Tells the compiler that the following structured block should be executed in parallel on the current accelerator device

Advantages:


- Program is kept in the original language, with directives
- Easy to get some performance improvement
- Can serve as a gentle introduction to GPU Programming

• Drawbacks:


- False sense of security: Directives move the responsibility for program correctness from the compiler to the user. If you say something is parallel, the compiler will parallelize it regardless of whether it actually is
- False sense of simplicity: If you want high performance, you still need to know a great deal about (and provide device-specific parameters for) the device your code targets
- Directives can become really numerous and can obfuscate the original program, having a separate source can arguably be cleaner
- Accelerating a program with directives for high performance may still require changes to the original code, such as changing data layouts, reordering and merging loops, and so on


- From the OpenACC specification:
 - "In the OpenACC model, data movement between the memories can be implicit and managed by the compiler, based on directives from the programmer. However, the programmer must be aware of the potentially separate memories for many reasons, including but not limited to:"
 - Memory bandwidth between host memory and device memory
 - Device memory can be smaller than host memory
 - Pointers to host memory can not be dereferenced on the device and vice versa
- So, while it's "implicit and managed by the compiler" you must specify all information in a similar way as you would with CUDA or OpenCL, only using directives instead of function calls.

- Commercial compilers:
 - NVC (part of Nvidia HPC SDK), Cray, AMD, and CAPS
- 'Research' compilers (developed by universities):
 - OpenUH, OpenARC, accULL, ...
- Open compilers:
 - OpenACC 2.6 is supported in GCC as of version 10
 - OpenMP 4.5 is supported in GCC as of version 11



- Main languages:
 - CUDA
 - OpenCL
 - HIP
 - SYCL
- In the browser:
 - WebGPU
- Graphics oriented:
 - Vulkan/GLSL
- Domain-specific languages:
 - Halide
 - Triton






Registers

Shared memory

Global memory Constant memory





Introduction to CUDA Programming



Before we start:

- We will explain the CUDA Programming model
- We'll try to avoid talking about the hardware for now
- For the moment, please make no assumptions about the backend or how the program is executed by the hardware
- I will be using the term 'thread' a lot, this stands for 'thread of execution' and should be seen as a parallel programming concept. Do not compare them to CPU threads.

The CUDA programming model separates a program into a host (CPU) and a device (GPU) part.

The host part:

• Allocates memory and transfers data between host and device memory, and starts GPU functions

The device part:

- Consists of functions that execute on the GPU, which are called *kernels*
- Kernels are executed by huge amounts of threads at the same time
- The data-parallel workload is divided among these threads
- The CUDA programming model allows you to code for each thread individually

• Parallelizing a computation sometimes requires to rethink algorithms, for example:

```
//some sort of stencil, reads a once, 3 writes to a_new
for (int i=1; i<N-1; i++) {
 double my_a = a[i];
  a_{new}[i-1] += 0.25*my_a;
 a_{new}[i] += 0.5*my_a;
 a new[i+1] += 0.25*my a;
//almost the same, but with 3 reads for every 1 write
for (int i=1; i<N-1; i++) {
 a_new[i] = 0.25*a[i-1] + 0.5*a[i] + 0.25*a[i+1];
```



The latter is much easier to parallelize because it avoids concurrent writes to the same memory locations


CUDA kernels are written in a C-like language

- A kernel is a highly-parallel function, annotated using the **__global**___ function qualifier
- A kernel is executed by many threads in parallel, all running the exact same program
- Threads can use built-in variables to direct themselves to different data
- There is very limited synchronization and memory coherency among threads
- Kernels cannot call any existing C/C++ functions
 - Unless that function is annotated with the __device__ function qualifier
 - A lot of standard C library functionality is not present, for example there is no malloc(),
 - For the first years, there wasn't even **printf()**

- Additions with respect to C/C++:
 - Function qualifiers **__global__**, **__device__**, and **__host__** can be used to declare a function as being a *kernel*, a *device* function, or *host* function
 - Kernel and device functions have built-in variables, like threadIdx.xyz or blockIdx.xyz
 - Memory qualifiers <u>constant</u> and <u>shared</u> can be used to declare a variable to reside in special memory spaces
 - Many intrinsic functions, e.g. __sincosf(), exist to use special function units in the hardware

All of these are recognized by the compiler as part of the language, in most cases you
don't need to include anything to have access to these

• Kernels are executed in parallel by possibly millions of threads, so it makes sense to try to organize them in some manner



- In the CUDA programming model a thread is the most fine-grained entity that performs computations
- Threads within a kernel all execute the same program
- Threads direct themselves to different parts of memory using their built-in variables **threadIdx.xyz** (thread index *within* the thread block)
- Example:

```
for (i=0; i<N; i++) {
          c[i] = a[i] + b[i];
}
Create a single thread block of N threads:
i = threadIdx.x;
c[i] = a[i] + b[i];</pre>
```

• Effectively the loop is 'unrolled' and spread across N threads

- Threads are grouped in thread blocks, allowing you to work on problems larger than the maximum thread block size
- Thread blocks are also numbered, using the built-in variable **blockIdx.xy** containing the index of each block within the grid.
- Total number of threads created is always a multiple of the thread block size, possibly not exactly equal to the problem size
- Other built-in variables are used to describe the thread block dimensions blockDim.xyz and grid dimensions gridDim.xy

The host program sets the number of threads and thread blocks when it launches the kernel

```
// create variables to hold grid and thread block dimensions
dim3 threads(x, y, z);
dim3 grid(x, y, z);

// launch the kernel
vector_add<<<grid, threads>>>(c, a, b);

// wait for the kernel to complete
cudaDeviceSynchronize();
```

• The host program sets the number of threads and thread blocks when it launches the kernel

```
# create variables to hold grid and thread block dimensions
threads = (x, y, z)
grid = (x, y, z)

# launch the kernel
vector_add([c, a, b], block=threads, grid=grid)

# wait for the kernel to complete
context.synchronize()
```






First Hands-on




- Open the notebook in your Google Colab and work there
- Make sure you understand everything in the code, and complete the exercise!

- Hints:
 - Look at how the kernel is launched in the host program
 - CuPy documentation on launching a kernel
 - In the kernel, use the following built-in variables:
 - threadIdx.x is the thread index within the thread block
 - blockIdx.x is the block index within the grid
 - blockDim.x is the dimension of the thread block

- The notebook is located here
 - https://github.com/benvanwerkhoven/gpu-course/blob/master/notebooks_cupy/vector_add.ipynb









Host code



- Every CUDA program has a host and a device part
- The host code runs on the CPU and is responsible for:
 - GPU memory management
 - Transferring data between host and device memories
 - Launching GPU kernels (asynchronously)
 - Synchronization



- CUDA has two APIs, with largely overlapping functionality
- The Runtime API:
 - Easier to use for simple applications, several resources are implicitly initialized
 - Allows device kernels to be launched like function calls
- The Driver API:
 - Largely the same, but more verbose, more fine-grained control
 - Interoperable with NVRTC (Nvidia Runtime Compiler)



- The main CUDA API offered by Nvidia is in C, with some parts in C++
- Several Python bindings exist: PyCUDA, CuPy, Torch, Numba, ...
- In 2021, Nvidia publicly released cuda-python, a Cython binding of the CAPI

- CUDA Runtime API function return a cudaError_t value that can be passed to cudaGetErrorString(cudaError_t error) to get the error message as a string
- Kernel launches in the runtime API do not return anything, so use:
 - cudaGetLastError(void) or cudaPeekAtLastError(void) to retrieve the last error
- You should always check the return value on every call to the CUDA Runtime API
 - It makes the code more verbose but helps in catching bugs.

- The memory used on the GPU is managed by the host
- GPU memory can be allocated and freed using:
 - cudaError_t cudaMalloc(void** devPtr, size_t size)
 - cudaError_t cudaFree(void* devPtr)
- GPU kernels usually only read from and write to GPU memory
- This means, all kernel inputs and outputs must be stored in GPU memory

- The main function to move data in and out of the GPU is:
 - cudaError_t cudaMemcpy(void* dst, const void* src, size_t count, cudaMemcpyKind kind)
- **cudaMemcpyKind** specifies the direction of the copy:
 - cudaMemcpyHostToHost
 - cudaMemcpyHostToDevice
 - cudaMemcpyDeviceToHost
 - cudaMemcpyDeviceToDevice

- cudaError_t cudaMallocManaged(void** devPtr, size_t size, unsigned int flags
 cudaMemAttachGlobal)
- Allocates memory that will be managed automatically
 - Manual transfers from and to the device are not necessary
- Advantage is programming simplicity, performance may not be optimal
- As of Pascal architecture:
 - GPU memory can be oversubscribed
 - Data is migrated using page-faults as needed
 - System-wide (CPU & GPU) atomics are supported
- Cleanup using cudaFree()

The host program sets the number of threads and thread blocks when it launches the kernel

```
//create variables to hold grid and thread block dimensions
dim3 threads(x, y, z);
dim3 grid(x, y, z);

//launch the kernel
vector_add<<<grid, threads>>>(c, a, b);

//wait for the kernel to complete
cudaDeviceSynchronize();
```

The host program sets the number of threads and thread blocks when it launches the kernel

```
# create variables to hold grid and thread block dimensions
threads = (x, y, z)
grid = (x, y, z)

# launch the kernel
vector_add(grid, threads, [c, a, b])

# wait for the kernel to complete
device.synchronize()
```

To launch a kernel using cuda-python you must use the driver API




Cuda Memories (part 1)





Registers

Shared memory

Global memory Constant memory







• Example:

- Registers
 - Thread-local scalars or small constant size arrays are stored as registers
 - Implicit in the programming model
 - Behavior is very similar to normal local variables
 - Not persistent, after the kernel has finished, values in registers are lost

• Example:

```
__global___ void matmul_kernel( float *C, //C points to global memory

float *A, //A points to global memory

float *B) //B points to global memory
```

- Global memory
 - Allocated by the host program using cudaMalloc()
 - Initialized by the host program using **cudaMemcpy()** or previous kernels
 - Persistent, the values in global memory remain across kernel invocations
 - Not coherent, writes by other threads will not be visible until kernel has finished

- Constant memory
 - Statically defined by the host program using __constant__ qualifier
 - Defined as a global variable, visible only within the same translation unit
 - Initialized by the host program using cudaMemcpyToSymbol()
 - Read-only to the GPU, cannot be accessed directly by the host
 - Values are cached in a special cache optimized for broadcast access by multiple threads simultaneously, access should not depend on threadIdx



Second hands-on



- Open the notebook in your Google Colab and work there
- Make sure you understand everything in the code and complete the exercise!
- Hints:
 - Use constant memory instead of global memory for the list of vertices
 - Declare a constant memory array in the CUDA code and use it in the kernel
 - In Python, we need to find the constant memory symbol to copy data to
 - See <u>the Cupy documentation get_global()</u>
 - Then, copy the vertices to the CuPy array in constant memory, using cp.copyto()
- The notebook is located here
 - https://github.com/benvanwerkhoven/gpu-course/blob/master/notebooks_cupy/pnpoly.ipynb






Cuda Memories (part 2)





Registers

Shared memory

Global memory Constant memory







```
__global__ void histogram(int *output, int *values, int n) {
   int i = threadIdx.x + blockIdx.x * blockDim.x;
                                                        //declare shared memory array
   shared int sh output[NUM BINS];
   if (threadIdx.x < NUM BINS)</pre>
       sh_output = 0;
                                                        //initialize shared memory
   __syncthreads();
                                                        //wait for all threads
   if(i < n) {
        int bin = values[i];
        atomicAdd(&sh_output[bin], 1);
                                                        //increment bin in shared memory
   __syncthreads();
                                                        //wait for all threads
```

- Shared memory
 - Variables have to be declared using **__shared**__ qualifier, size known at compile time
 - In the scope of a thread block, all threads in a thread block see the same piece of memory
 - Not initialized, threads have to fill shared memory with meaningful values
 - Not persistent, after the kernel has finished, values in shared memory are lost
 - Not coherent, __syncthreads() is required to make writes visible to other threads within the thread block


```
_global__ void transpose(int h, int w, float* output, float* input) {
  int i = threadIdx.y + blockIdx.y * block_size_y;
  int j = threadIdx.x + blockIdx.x * block size x;
  __shared__ float sh_mem[block_size_y][block_size_x];
                                                          //declare shared memory array
  if (j < w && i < h) {
      sh mem[threadIdx.y][threadIdx.x] = input[i*w+j]; 	//fill shared with values from global
  syncthreads();
                                                           //wait for all threads in the block
  i = threadIdx.x + blockIdx.y * block_size_y;
  j = threadIdx.y + blockIdx.x * block size x;
  if (j < w && i < h) {
      output[j*h+i] = sh mem[threadIdx.x][threadIdx.y]; //store to global using shared memory
```



Third hands-on



- Open the notebook in your Google Colab and work there
- Implement the kernel such that shared memory is used to sum the per-thread partial sums into a single per-thread block partial sum
- Make sure you understand everything in the code, and complete the exercise!
- Hints:
 - The number of thread blocks does not depend on n. All threads from all blocks first iterate (collectively) over the problem size (n) to obtain a per-thread partial sum
 - Within the thread block the per-thread partial sums are to be combined to a per-thread block partial sum
 - Each thread block stores its partial sum to out_array[blockIdx.x]
 - The kernel is called twice, the second kernel is executed with only one thread block to combine all per-block partial sums to a single sum
- The notebook is located here
 - https://github.com/benvanwerkhoven/gpu-course/blob/master/notebooks cupy/reduction.ipynb





Asynchronous processing



- The host and device(s) can perform tasks simultaneously
- The host can block CPU execution to wait for operations on the GPU to complete
- GPU operations can also be assigned to streams
- The host can also wait for operations in a specific stream to complete

- Streams are sequences of commands that are sequentially consistent
 - Commands issued in a stream will happen one after the other
 - Commands issued in different streams may execute out of order with respect to one another or concurrently

```
• Example use:
```

```
cudaStream t stream[2];
                                                        Create two streams
for (i=0; i<2; i++)
   cudaStreamCreate(&stream[i]);
cudaMemcpyAsync(d A, h A, A size,
         cudaMemcpyHostToDevice, stream[0]);
cudaMemcpyAsync(d B, h B, B size,
         cudaMemcpyHostToDevice, stream[1]);
kernel_A<<<grid, threads, 0, stream[0]>>>(d_A);
kernel B<<<grid, threads, 0, stream[1]>>>(d B);
cudaDeviceSynchronize();
for (i=0; i<2; i++)
   cudaStreamDestroy(stream[i]);
```

```
cudaStream t stream[2];
for (i=0; i<2; i++)
    cudaStreamCreate(&stream[i]);
                                                             Asynchronous memcpy in stream[0]
cudaMemcpyAsync(d A, h A, A size,
         cudaMemcpyHostToDevice, stream[0]);
                                                             Asynchronous memcpy in stream[1]
cudaMemcpyAsync(d B, h B, B size,
         cudaMemcpyHostToDevice, stream[1]);
kernel A<<<grid, threads, 0, stream[0]>>>(d A);
kernel B<<<grid, threads, 0, stream[1]>>>(d B);
cudaDeviceSynchronize();
for (i=0; i<2; i++)
    cudaStreamDestroy(stream[i]);
```

```
cudaStream t stream[2];
for (i=0; i<2; i++)
    cudaStreamCreate(&stream[i]);
cudaMemcpyAsync(d A, h A, A size,
         cudaMemcpyHostToDevice, stream[0]);
cudaMemcpyAsync(d B, h B, B size,
                                                             Asynchronous kernel launch in stream[0]
         cudaMemcpyHostToDevice, stream[1]);
kernel A<<<grid, threads, 0, stream[0]>>>(d A); ←
                                                             Asynchronous kernel launch in stream[1]
kernel B<<<grid, threads, 0, stream[1]>>>(d B); ←
cudaDeviceSynchronize();
for (i=0; i<2; i++)
    cudaStreamDestroy(stream[i]);
```


```
cudaStream t stream[2];
for (i=0; i<2; i++)
    cudaStreamCreate(&stream[i]);
cudaMemcpyAsync(d A, h A, A size,
         cudaMemcpyHostToDevice, stream[0]);
cudaMemcpyAsync(d B, h B, B size,
         cudaMemcpyHostToDevice, stream[1]);
kernel A<<<grid, threads, 0, stream[0]>>>(d A);
kernel B<<<grid, threads, 0, stream[1]>>>(d B);
                                                 Block CPU execution until all GPU operations have
cudaDeviceSynchronize(); ←
                                                 completed
for (i=0; i<2; i++)
    cudaStreamDestroy(stream[i]);
```

```
cudaStream t stream[2];
for (i=0; i<2; i++)
   cudaStreamCreate(&stream[i]);
cudaMemcpyAsync(d A, h A, A size,
         cudaMemcpyHostToDevice, stream[0]);
cudaMemcpyAsync(d_B, h_B, B_size,
         cudaMemcpyHostToDevice, stream[1]);
kernel A<<<grid, threads, 0, stream[0]>>>(d A);
kernel B<<<grid, threads, 0, stream[1]>>>(d B);
cudaDeviceSynchronize();
for (i=0; i<2; i++)
                                                 Cleanup streams
   cudaStreamDestroy(stream[i]);
```

cudaStreamDestroy(stream[i]);

```
cudaStream t stream[2];
for (i=0; i<2; i++)
    cudaStreamCreate(&stream[i]);
                                                                       cudaDeviceSynchronize()
                                                           host-
cudaMemcpyAsync(d A, h A, A size,
         cudaMemcpyHostToDevice, stream[0]);
cudaMemcpyAsync(d B, h B, B size,
                                                      stream[0]
                                                                      сору
                                                                               Α
         cudaMemcpyHostToDevice, stream[1]);
kernel A<<<grid, threads, 0, stream[0]>>>(d A);
                                                      stream[1]
                                                                            сору
kernel B<<<grid, threads, 0, stream[1]>>>(d B);
cudaDeviceSynchronize();
for (i=0; i<2; i++)
```

- Within a stream commands are executed in order, but among streams operations may execute in any order
- Therefore, program correctness should next never depend on this order
- These executions of our previous example are also possible under the sequential consistency model:



- Events can be used to record points of execution in a stream
 - cudaEventRecord(cudaEvent_t event, cudaStream_t stream = 0)
- This is also used to measure execution time of CUDA kernels:
 - cudaEventElapsedTime(float *ms, cudaEvent_t start, cudaEvent_t end)
 - However, not safe when executing operations in different streams
- Block host execution to wait for an event
 - cudaEventSynchronize(cudaEvent_t event)
- Force operations in one stream to wait for an event, possibly in another stream, can be used to synchronize operations in different streams:
 - cudaStreamWaitEvent(cudaStream_t stream, cudaEvent_t event, unsigned int flags)

```
cudaStream_t stream[2];
cudaEvent t event;
for (i=0; i<2; i++)
    cudaStreamCreate(&stream[i]);
cudaEventCreate(&event);
kernel A<<<grid, threads, 0, stream[0]>>>(d out A, d A);
cudaEventRecord(event, stream[0]);
kernel B<<<grid, threads, 0, stream[1]>>>(d out B, d B);
cudaStreamWaitEvent(stream[1], event, 0);
kernel C<<<grid, threads, 0, stream[1]>>>(d out, d out A, d out B);
```

```
cudaStream_t stream[2];
cudaEvent t event;
                                             Create two streams and an event
for (i=0; i<2; i++)
    cudaStreamCreate(&stream[i]);
cudaEventCreate(&event);
kernel_A<<<grid, threads, 0, stream[0]>>>(d_out_A, d_A);
cudaEventRecord(event, stream[0]);
kernel B<<<grid, threads, 0, stream[1]>>>(d out B, d B);
cudaStreamWaitEvent(stream[1], event, 0);
kernel C<<<grid, threads, 0, stream[1]>>>(d out, d out A, d out B);
```


```
cudaStream_t stream[2];
cudaEvent t event;
for (i=0; i<2; i++)
   cudaStreamCreate(&stream[i]);
cudaEventCreate(&event);
kernel A<<<grid, threads, 0, stream[0]>>>(d out A, d A);
cudaEventRecord(event, stream[0]); ← Record event in stream[0]
kernel B<<<grid, threads, 0, stream[1]>>>(d out B, d B);
cudaStreamWaitEvent(stream[1], event, 0);
kernel C<<<grid, threads, 0, stream[1]>>>(d_out, d_out_A, d_out_B);
```

```
cudaStream_t stream[2];
cudaEvent t event;
for (i=0; i<2; i++)
   cudaStreamCreate(&stream[i]);
cudaEventCreate(&event);
kernel A<<<grid, threads, 0, stream[0]>>>(d out A, d A);
cudaEventRecord(event, stream[0]);
kernel_B<<<grid, threads, 0, stream[1]>>>(d_out_B, d_B);
kernel C<<<grid, threads, 0, stream[1]>>>(d_out, d_out_A, d_out_B);
```

```
stream[0]
cudaStream_t stream[2];
cudaEvent t event;
for (i=0; i<2; i++)
                                           stream[1]
                                                               C
    cudaStreamCreate(&stream[i]);
cudaEventCreate(&event);
kernel A<<<grid, threads, 0, stream[0]>>>(d out A, d A);
cudaEventRecord(event, stream[0]);
kernel B<<<grid, threads, 0, stream[1]>>>(d out B, d B);
cudaStreamWaitEvent(stream[1], event, 0);
kernel C<<<grid, threads, 0, stream[1]>>>(d_out, d_out_A, d_out_B);
```

- cudaError_t cudaMemcpyAsync(void* dst, const void* src, size_t count, cudaMemcpyKind kind, cudaStream_t stream = 0)
- It is named this way because it *can be* asynchronous with respect to the host
- This means the function call may return before it has been completed:
 - Explicit synchronization is needed before the data can be used on the host
- The operation will be asynchronous, if and only if:
 - A non-default stream is used
 - Host memory is allocated as page-locked (pinned) memory using cudaMallocHost
- Only if a non-default stream is used may the operation overlap with other operations in other non-default streams

- The *host* and the *device* are different processors and *may* run independently
 - "Async" functions *can be* asynchronous with respect to host
 - Streams are sequentially consistent
 - Operations in different streams may execute out of order
 - Events can be used to synchronize the host or operations in different streams





CUDA Program execution



CUDA program

PTX assembly

CUBIN bytecode

Nvidia Compiler nvcc

Machine-level binary

Runtime compiler driver


CUDA	OpenCL	OpenACC	OpenMP 4
Grid	NDRange	compute region	parallel region
Thread block	Work group	Gang	Team
Warp	CL_KERNEL_PREFERRED_WORK_G ROUP_SIZE_MULTIPLE	Worker	SIMD Chunk
Thread	Work item	Vector	Thread or SIMD

- Note that the mapping is implementation dependent for the open standards and may differ across computing platforms
- Not too sure about the OpenMP 4 naming scheme, please correct me if wrong

- Remember: all threads in a CUDA kernel execute the exact same program
- Threads are actually executed in groups of (32) threads called warps
- Threads within a warp all execute one common instruction simultaneously
- The context of each thread is stored separately, as such the GPU stores the context of all currently active threads
- The GPU can switch between warps even after executing only 1 instruction, effectively hiding the long latency of instructions such as memory loads

• All threads in a warp execute the exact same *instruction* at the same cycle

- The same instruction, but on different data
- What about control flow instructions? (if, else, for, while)
 - All threads in the warp execute all live paths, with some threads predicated
 if (a > 0.0f)
 - This is less efficient, but not always bad.
 - Avoid data-dependent conditional branching if possible
- Thread index-dependent branching is usually harmless, in particular when you respect the warp size if (threadIdx.x < 32)
- The Volta architecture replaces predication with a per-thread program counter and call stack. The same performance recommendations apply, however.




Turing architecture

- Features specialized Tensor and RT cores
- Tensor cores can operate on 4/8/16 bit integers and 16 bit half-precision floating points
- RT cores used for Ray-Tracing in graphics workloads







- The GPU consists of several (1 to 80) *streaming multiprocessors* (SMs)
- The SMs are fully independent
- Each SM contains several resources: Register file, Shared memory, Thread Slots, and Thread Block slots
- SM resources are dynamically partitioned among the thread blocks that execute concurrently on the SM, resulting in a certain *occupancy*



- Global memory is cached at L2, and for some GPUs also in L1
- When a thread reads a value from global memory, think about:
 - The total number of values that are accessed by the warp that the thread belongs to
 - The cache line length and the number of cache lines that those values will belong to
 - Alignment of the data accesses to that of the cache lines




The memory hierarchy is optimized for certain access patterns



Subsequently accessing values that are adjacent on the same cache line is much faster than when each access requires a new cache line to be fetched

- Moving data around is more expensive than computing on it
- Start with a simple algorithm and keep it for readability and correctness checks
- Optimize only when needed
- Focus on the bottlenecks first
- Auto-tune (automatically explore the parameter space)
 - Different loop orderings
 - Different tile sizes, on multiple levels L3, L2, and L1
 - Different number of threads, thread blocks, vector lengths, etc.
 - e.g. using Kernel Tuner (https://github.com/KernelTuner/kernel_tuner)



Think in terms of threads Reason on program correctness

Think in terms of warps
Reason on program performance





GPU Optimization techniques



- Modify the kernel code to improve performance or tunability
- Effects on performance can be different on different GPUs or different input data
- You can tune
 - enabling or disabling an optimization
 - the parameters introduced by certain optimizations
- You often need to combine multiple different optimizations with specific tunable parameter values to arrive at optimal performance


- Coalescing memory accesses
- Host/device communication
- Kernel fusion
- Loop blocking
- Loop unrolling
- Prefetching
- Recomputing values
- Reducing atomics

- Reducing branch divergence
- Reducing redundant work
- Reducing register usage
- Reformatting input data
- Using a specific memory space
- Using warp shuffle instructions
- Varying work per thread
- Vectorization


- Coalescing memory accesses
- Host/device communication
- Kernel fusion
- Loop blocking
- Loop unrolling
- Prefetching
- Recomputing values
- Reducing atomics

- Reducing branch divergence
- Reducing redundant work
- Reducing register usage
- Reformatting input data
- Using a specific memory space
- Using warp shuffle instructions
- Varying work per thread
- Vectorization

- Why?
 - Increases spatial / temporal locality
 - Reduces the 'working set' of the algorithm
- How?
 - Change the order of computations and data accesses in nested loops
 - Usually nearly doubles the number of for-loops in the code
 - Outer-loops iterate over the blocks
 - Inner-loops iterate within each block



```
for (int j=0; j<ny; j++) {
    for (int i=0; i<nx; i++) {
        ...[j*nx + i]
    }
}</pre>
```



```
for (int j=0; j<ny; j+=nyb) {
    for (int i=0; i<nx; i+=nxb) {


        for (int jb=0; jb<nyb; jb++) {
            for (int ib=0; ib<nxb; ib++) {
                ...[(j+jb)*nx + (i+ib)]
            }
        }
    }
}</pre>
```


- Why?
 - Increases instruction-level-parallelism
 - Reduces loop overhead instructions
- How?
 - Replicate the contents of a for-loop n times, increase loop counter by n
 - In the early days, only manually or with a code generator
 - Compiler does this now: **#pragma unroll <value>**
 - In CUDA, value has to be an integer constant expression
 - 0 is not allowed and gives an error, 1 means unrolling is disabled


```
#pragma unroll loop_unroll_factor_nlay
for (int ilay=0; ilay<nlay; ++ilay) {
    ...
}</pre>
```


The compiler can unroll this loop if **nlay** is known at compile-time. The **loop_unroll_factor_nlay** parameter should be a divisor of the loop counter, i.e. **nlay**.

- Why?
 - Threads within the same warp taking different paths will be predicated
 - Improve utilization by reducing the number of predicated instructions
 - May also improve access patterns and memory throughput
- How?
 - By avoiding or removing control-flow structures, if-then-else
 - If you need to use if-then-else, prefer to branch based on the **threadIdx** such that threads within the same warp have the same control flow
 - By reordering or sorting similar tasks based on their control flow needs









- Why?
 - Registers are an important and limited SM resource and are likely to limit occupancy
 - Allows to increase the tunable range of thread block dimensions
- How?
 - Compiling constant values into your code rather than keeping them in registers (e.g. using templates or tunable parameters)
 - Limiting or disabling loop unrolling are very effective ways of reducing register usage
 - In kernels that do many different things, splitting the kernel may help to cut down register usage
 - Enabling register spilling with compiler flag -maxrregcount=N or tuning the number of blocks per SM using the kernel __launch_bounds__()


```
template<typename TF> global
void some_kernel(const int ncol,
                 const int nlay,
                 const int ngpt,
                 const int top_at_1, TF* flux dn)
    const int icol = blockIdx.x*blockDim.x + threadIdx.x;
    const int igpt = blockIdx.y*blockDim.y + threadIdx.y;
    if ( (icol < ncol) && (igpt < ngpt) )</pre>
        if (top_at_1)
            . . .
        else
```

```
template<typename TF, int top_at_1> __global___
void some_kernel(const int ncol,
                 const int nlay,
                 const int ngpt,
                 TF* flux_dn)
    const int icol = blockIdx.x*blockDim.x + threadIdx.x;
    const int igpt = blockIdx.y*blockDim.y + threadIdx.y;
    if ( (icol < ncol) && (igpt < ngpt) )</pre>
        if (top_at_1)
        else
```

```
__global__ void
some_kernel(...)
{
    ...
}
```

- Why?
 - Increasing work per thread often increases data reuse and locality
 - Reduces redundant instructions previously executed by other threads
 - Increases instruction-level parallelism and possibly increases register usage
- How?
 - Reduce number of threads blocks in total, but increase the work per thread block
 - Bring down number of threads within the block, but keep the amount of work equal

```
#pragma unroll
for (kb = 0; kb < block_size_x; kb++) {</pre>
    sum[i][j] += sA[ty][kb] * sB[kb][tx];
#pragma unroll
for (kb = 0; kb < block_size_x; kb++) {</pre>
    #pragma unroll
    for (int j = 0; j < work_per_thread_x; j++) {</pre>
        sum[i][j] += sA[ty][kb] * sB[kb][tx + j * block_size_x];
```



- Why?
 - Reduces the instructions needed to fetch data from global memory
 - Improves memory throughput
 - Often also increases work per thread and instruction-level parallelism
 - May increase register usage
- How?
 - Using wider data types (e.g. **float2** or **float4** instead of **float**)
 - Vector length can be tuned

```
#if (vector==1)
#define floatvector float
#elif (vector == 2)
#define floatvector float2
#elif (vector == 4)
#define floatvector float4
#endif
__global__ void sum_floats(float *sum_global, floatvector *array, int n) {
    int x = blockIdx.x * block_size_x + threadIdx.x;
    if (x < n/vector) {</pre>
        floatvector v = array[x];
        . . .
```

- Coalescing memory accesses
- Host/device communication
- Kernel fusion
- Loop blocking
- Loop unrolling
- Prefetching
- Recomputing values
- Reducing atomics

- Reducing branch divergence
- Reducing redundant work
- Reducing register usage
- Reformatting input data
- Using a specific memory space
- Using warp shuffle instructions
- Varying work per thread
- Vectorization

Optimization Techniques for GPU Programming
 Pieter Hijma, Stijn Heldens, Alessio Sclocco, Ben van Werkhoven, and Henri Bal ACM Computing surveys 2022
 https://dl.acm.org/doi/abs/10.1145/3570638



Auto-tuning



To maximize GPU code performance, you need to find the best combination of:


- Different mappings of the problem to threads and thread blocks
- Different data layouts in different memories (shared, constant, ...)
- Different ways of exploiting special hardware features
- Thread block dimensions
- Code optimizations that may be applied or not
- Work per thread in each dimension
- Loop unrolling factors
- Overlapping computation and communication
- •

Problem:


Creates a very large design space




- Optimizing code manually you iteratively:
 - Modify the code
 - Run a few benchmarks
 - Revert or accept the change



- With auto-tuning you:
 - Write a templated version of your code or a code generator
 - Benchmark the performance of all versions of the code



Auto-tuning a Convolution kernel on Nvidia A100



Kernel Tuner

- Developed open source (Apache 2.0)
- Funded by several national (NL) and European projects
- Used by 10+ eScience center projects, and 10+ other universities & organizations
- Supports:
 - CUDA, HIP, OpenCL, C, Fortran, OpenACC, OpenMP
 - 20+ search optimization algorithms
 - Energy measurement of GPU kernels
 - Many different use cases












```
import numpy
from kernel_tuner import tune_kernel
kernel_string = """
global void vector add(float *c, float *a, float *b, int n) {
    int i = blockIdx.x * block size x + threadIdx.x;
    if (i<n) {
       c[i] = a[i] + b[i];
}"""
n = numpy.int32(1e7)
a = numpy.random.randn(n).astype(numpy.float32)
b = numpy.random.randn(n).astype(numpy.float32)
c = numpy.zeros like(b)
args = [c, a, b, n]
tune_params = {"block_size_x": [32, 64, 128, 256, 512]}
tune_kernel("vector_add", kernel_string, n, args, tune_params)
```

- Almost all GPU kernels can be written in a form that allows for varying thread block dimensions
- Usually, changing thread block dimensions affects performance, but not the result
- The question is, how to determine the optimal setting?

- The GPU consists of several (1 to 80) streaming multiprocessors (SMs)
- The SMs are fully independent and contain several resources:
 - Register file, Shared memory, Thread Slots, and Thread Block slots
- SM resources are dynamically partitioned among the thread blocks that execute concurrently on the SM, resulting in a certain *occupancy*




- In Kernel Tuner, you specify the possible values for thread block dimensions of your kernel using special tunable parameters:
 - block_size_x, block_size_y, block_size_z
- For each, you may pass a list of values this parameter can take:
 - params["block_size_x"] = [32, 64, 128, 256]
- You can use different names for these by passing the **block_size_names** option using a list of strings
- Note: when you change the thread block dimensions, the number of thread blocks used to launch the kernel generally changes as well

- Kernel Tuner automatically inserts a block of #define statements to set values for block_size_x,
 block_size_y, and block_size_z
- You can use these values in your code to access the thread block dimensions as compile-time constants
- This is generally a good idea for performance, because
 - Loop conditions may use the thread block dimensions, fixing the number of iterations at compiletime allows the compiler to unroll the loop and optimize the code
 - Shared memory declarations can use the thread block dimensions, e.g. for compile-time sizes multi-dimensional data


```
import numpy
from kernel_tuner import tune_kernel
kernel string = """
global void vector add(float *c, float *a, float *b, int n) {
    int i = blockIdx.x * block_size_x + threadIdx.x;
    if (i<n) {
        c[i] = a[i] + b[i];
}"""
                                                         Notice how we can use block_size_x in
n = numpy.int32(1e7)
                                                         our vector add kernel code, while it is
a = numpy.random.randn(n).astype(numpy.float32)
                                                         actually not defined (yet)
b = numpy.random.randn(n).astype(numpy.float32)
c = numpy.zeros like(b)
args = [c, a, b, n]
tune_params = {"block_size_x": [32, 64, 128, 256, 512]}
tune_kernel("vector_add", kernel_string, n, args, tune_params)
```

```
import numpy
from kernel_tuner import tune_kernel
kernel string = """
global void vector add(float *c, float *a, float *b, int n) {
    int i = blockIdx.x * block size x + threadIdx.x;
    if (i<n) {
        c[i] = a[i] + b[i];
}"""
n = numpy.int32(1e7)
a = numpy.random.randn(n).astype(numpy.float32)
b = numpy.random.randn(n).astype(numpy.float32)
c = numpy.zeros like(b)
                                                                 n is the number of elements in our array, the
args = [c, a, b, n]
                                                                 number of thread blocks depends on both n
tune_params = {"block_size_x": [32, 64, 128, 256, 512]}
                                                                 and block size x
tune_kernel("vector_add", kernel_string, n, args, tune_params)
```

- You specify the problem_size
- **problem_size** describes the dimensions across which threads are created
- By default, the grid dimensions are computed as:
 - grid_size_x = ceil(problem_size_x / block_size_x)



- Other parameters, or none at all, may also affect the grid dimensions
- Grid divisor lists control how **problem_size** is divided to compute the grid size
- Use the optional arguments:
 - grid_div_x, grid_div_y, and grid_div_z
- You may disable this feature by explicitly passing empty lists as grid divisors, in which case problem_size directly sets the grid dimensions



- The problem size is usually a single integer or a tuple of integers
- Use strings to derive **problem_size** from a tunable parameter
- May also be a (lambda) function that takes a dictionary of tunable parameters and returns a tuple of integers
- For example, **reduction.py**:

```
size = 800_000_000
tune_params["block_size_x"] = [32, 64, 128, 256, 512, 1024]
tune_params["num_blocks"] = [32, 64, 128, 256, 512, 1024, 2048, 4096, 8192, 16384, 32768]
problem_size = "num_blocks"
grid_div_x = []
```

- By default, the search space is the Cartesian product of all possible combinations of tunable parameter values
- However, for some tunable kernels:
 - there are tunable parameters that depend on each other
 - only certain combinations of tunable parameter values are valid

```
tune_params["block_size_x"] = [32, 64, 128, 256, 512]
tune_params["block_size_y"] = [1, 2, 3, 4, 5, 6, 7, 8]
tune_params["block_size_z"] = [1, 2, 3, 4, 5, 6, 7, 8]
```

- The parameters controls the block size: block_size_{x, y, z}
- But the total threads per block cannot exceed a maximum
- What if we only want configurations in which the number of threads per block does not exceed 512?

```
tune_params["block_size_x"] = [32, 64, 128, 256, 512]
tune_params["block_size_y"] = [1, 2, 3, 4, 5, 6, 7, 8]
tune_params["block_size_z"] = [1, 2, 3, 4, 5, 6, 7, 8]

restrict = ["block_size_x * block_size_y * block_size_z <= 512"]
kernel_tuner.tune_kernel(..., restrictions=restrict, ...)</pre>
```

• Combine all sets of values S_i for all n tunable parameters to form search space


$$X = S_1 \times S_2 \times \cdots \times S_n$$

- Let f(x) be the execution time of kernel configuration $x \in \mathcal{X}$
- Treat the problem as a numerical optimization problem

$$x_{opt} = \arg\min f(x)$$


- Local optimization
 - Nelder-Mead, Powell, CG, BFGS, L-BFGS-B, TNC, COBYLA, and SLSQP
- Global optimization
 - Basin Hopping
 - Simulated Annealing
 - Differential Evolution
 - Genetic Algorithm
 - Particle Swarm Optimization
 - Firefly Algorithm
 - Multi-start local search
 - Bayesian Optimization

• ...





- Challenges to applying Bayesian Optimization:
 - discrete search spaces
 - invalid configurations
 - search space restrictions
- Outperforms most other methods for most autotuning problems, including existing BO packages (e.g. bayes-opt, scikitopt)

Auto-tuning 2D Convolution GTX Titan X



Bayesian Optimization for auto-tuning GPU kernels F.J. Willemsen, R.V. van Nieuwpoort, B. van Werkhoven PMBS workshop at SC21 2021





Benchmarking optimization algorithms for auto-tuning GPU kernels Richard Schoonhoven, Ben van Werkhoven, K. Joost Batenburg IEEE Transactions on Evolutionary Computation (TEVC) 2022 Minimize energy consumption instead of only the execution time

Support added to Kernel Tuner in 2022:

- Measuring energy consumption during tuning
- Custom objective to optimize for time, energy or any user-defined metric





Fourth hands-on



- Select the notebook for the fourth exercise
 - https://github.com/benvanwerkhoven/gpu-course/blob/master/notebooks/local_averages-KT.ipynb
- The kernel is correct, your task is to optimize the code and improve its performance
- You can keep working on this exercise after the course ends
- Hints:
 - Is the memory access pattern optimal?
 - Are threads mapped the right way for the problem?
 - Could vector operations be useful?
 - Is there any data reuse available?



Closing remarks



- Read these slides again
 - And follow the links to the documentation!
- Play with the notebooks
 - If you do not have access to the DAS, try <u>Google Colab</u>, they have GPU support
- Check the C code for the exercise
- If you have questions, contact us
 - b.van.werkhoven@liacs.leidenuniv.nl
 - a.sclocco@esciencecenter.nl

- We are developing Kernel Tuner as an open-source project
- GitHub repository:
 - https://github.com/KernelTuner/kernel_tuner
- License: Apache 2.0
- If you use Kernel Tuner in a project, please cite the paper:
 - B. van Werkhoven, Kernel Tuner: A search-optimizing GPU code auto-tuner, Future Generation Computer Systems, 2019

- Alessio Sclocco (eScience Center)
- Stijn Heldens (eScience center)
- Floris-Jan Willemsen (Leiden University, eScience Center)
- Richard Schoonhoven (AMC)
- Willem Jan Palenstijn (Leiden University)
- Bram Veenboer (Astron)
- Leon Oostrum (eScience center)
- Ben van Werkhoven (Leiden University)
- And many more contributors, see GitHub for the full list




Kernel Launcher

C++ magic to integrate auto-tuned kernels into C++ applications



Data types for mixed-precision GPU kernel programming





- Bringing Auto-Tuning to HIP: Analysis of Tuning Impact and Difficulty on AMD and Nvidia GPUs M. Lurati, S. Heldens, A. Sclocco, B. van Werkhoven Euro-PAR (Best Paper Award) 2024
 https://doi.org/10.1007/978-3-031-69577-3 7
- Optimization Techniques for GPU Programming
 P. Hijma, S. Heldens, A. Sclocco, B. van Werkhoven, and H.E. Bal ACM Computing surveys 2022
 https://dl.acm.org/doi/abs/10.1145/3570638
- Going green: optimizing GPUs for energy efficiency through model-steered auto-tuning
 R. Schoonhoven, B. Veenboer, B. van Werkhoven, K. J. Batenburg
 PMBS 2022 at Supercomputing (SC22) 2022
 https://doi.org/10.1109/PMBS56514.2022.00010
- Lessons Learned in a Decade of Research Software Engineering GPU Applications
 B. van Werkhoven, W.J. Palenstijn, A. Sclocco
 International Conference on Computational Science (ICCS 2020)
 https://doi.org/10.1007/978-3-030-50436-6_29
- Kernel Tuner: A search-optimizing GPU code auto-tuner
 B. van Werkhoven
 Future Generation Computer Systems 2019
 https://doi.org/10.1016/j.future.2018.08.004

The CORTEX project has received funding from the Dutch Research Council (NWO) in the framework of the NWA-ORC Call (file number NWA.1160.18.316).

ESiWACE3 is funded by the European Union. This work has received funding from the European High Performance Computing Joint Undertaking (JU) and Spain, Netherlands, Germany, Sweden, Finland, Italy and France, under grant agreement No 1010930.

