











SBVS195E - SEPTEMBER 2012-REVISED MARCH 2015

**TLV713** 

# TLV713 Capacitor-Free, 150-mA, Low-Dropout Regulator With Foldback Current Limit for Portable Devices

#### **Features**

- Stable Operation With or Without Capacitors
- Foldback Overcurrent Protection
- Packages:
  - 1-mm × 1-mm 4-Pin X2SON
  - 5-Pin SOT-23
- Very Low Dropout: 230 mV at 150 mA
- Accuracy: 1% Low  $I_0$ : 50  $\mu$ A
- Input Voltage Range: 1.4 V to 5.5 V
- Available in Fixed-Output Voltages: 1 V to 3.3 V
- High PSRR: 65 dB at 1 kHz
- Active Output Discharge (P Version Only)

# Applications

- PDAs and Battery-Powered Portable Devices
- MP3 Players and Other Hand-Held Products
- WLAN and Other PC Add-On Cards

# 3 Description

The TLV713 series of low-dropout (LDO) linear regulators are low quiescent current LDOs with excellent line and load transient performance and are designed for power-sensitive applications. These devices provide a typical accuracy of 1%.

The TLV713 series of devices is designed to be stable without an output capacitor. The removal of the output capacitor allows for a very small solution size. However, the TLV713 series is also stable with any output capacitor if an output capacitor is used.

The TLV713 also provides inrush current control during device power up and enabling. The TLV713 limits the input current to the defined current limit to avoid large currents from flowing from the input power source. This functionality is especially important in battery-operated devices.


The TLV713 series is available in standard DQN and DBV packages. The TLV713P provides an active pulldown circuit to quickly discharge output loads.

## Device Information<sup>(1)</sup>


DEVICE NAME	PACKAGE	BODY SIZE	
TI \/740	X2SON (4)	1.00 mm × 1.00 mm	
TLV713	SOT-23 (5)	2.90 mm × 1.60 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### **Typical Application Circuit**



#### **Dropout Voltage vs Output Current**





# **Table of Contents**

1	Features	8	Application and Implementation	
2	Applications 1 Description 1		8.1 Application Information	
4	Revision History2		8.3 Do's and Don'ts	18
5	Pin Configurations and Functions 5	9	Power-Supply Recommendations	18
6	Specifications6	10	Layout	19
·	6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	19
	6.2 ESD Ratings		10.2 Layout Examples	19
	6.3 Recommended Operating Conditions		10.3 Power Dissipation	19
	6.4 Thermal Information	11	Device and Documentation Support	2 <sup>-</sup>
	6.5 Electrical Characteristics		11.1 Device Support	
	6.6 Typical Characteristics		11.2 Documentation Support	2 <sup>-</sup>
7	Detailed Description		11.3 Trademarks	2 <sup>-</sup>
•	7.1 Overview		11.4 Electrostatic Discharge Caution	2 <sup>-</sup>
	7.2 Functional Block Diagrams		11.5 Glossary	2 <sup>2</sup>
	7.3 Feature Description	12	Mechanical, Packaging, and Orderable	04
	7.4 Device Functional Modes		Information	2

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision D (July 2013) to Revision E	Page
•	Changed format to meet latest data sheet standards; added new sections, and moved existing sections	1
•	Changed Features bullet about device package options	1
•	Changed front-page figure	1
•	Changed Pin Configuration and Functions section; updated table format	5
•	Changed Absolute Maximum Ratings table conditions	6
•	Changed Output voltage range and Junction temperature range parameter maximum specifications in Absolute Maximum Ratings table	6
•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	
•	Corrected DBV data in Thermal Information table	6
•	Changed conditions of Electrical Characteristics table: changed $V_{IN}$ to $V_{IN(nom)}$ ; changed $T_A$ to $T_J$ ; corrected operating temperature range	
•	Changed T <sub>A</sub> to T <sub>J</sub> and 85°C to 125°C throughout Electrical Characteristics table	<mark>7</mark>
•	Added test conditions for line regulation parameter	<mark>7</mark>
•	Changed V <sub>DO</sub> parameter in Electrical Characteristics table: all rows changed	<mark>7</mark>
•	Changed $V_n$ parameter typical specification in Electrical Characteristics table	<mark>7</mark>
•	Deleted T <sub>J</sub> parameter from Electrical Characteristics table	<mark>7</mark>
•	Added T <sub>J</sub> condiiton to I <sub>LIM</sub> parameter in Electrical Characteristics table for clarification	
•	Changed Typical Characteristics conditions	8
•	Changed Figure 1 through Figure 11 in Typical Characteristics to show improved performance definition	
•	Added new Figure 3	8
•	Changed Figure 4	8
•	Changed Figure 5	8
•	Changed Figure 9 graph and figure title	8
•	Added new Figure 10	8

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



# **Revision History (continued)**

•	Changed Figure 12; corrected notation on axis titles to show units per graph division (units/div)	8
•	Changed Figure 13; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 14; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 15; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 17; corrected notation on axis titles to show units per graph division (units/div)	9
•	Changed Figure 19; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Figure 21; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Figure 22; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Figure 23; corrected notation on axis titles to show units per graph division (units/div)	10
•	Changed Shutdown section: clarified description	13
•	Changed Foldback Current Limit section: adjusted flow and clarified description	14
•	Changed paragraph 1 of <i>Thermal Protection</i>	14
•	Changed Table 2	17
•	Moved Ordering Information to Device Nomenclature section	21
Cł	nanges from Revision C (July 2013) to Revision D	Page
•	Changed document status from Mixed Status to Production Data	1
•	Deleted DPW package from document	1
•	Deleted reference to DPW package from last sentence of <i>Description</i> section	1
•	Deleted DPW pin out drawing from front-page graphic	
•	Deleted footnote for page 1 graphic	
•	Deleted DPW pinout drawing from Pin Configurations section	
•	Deleted reference to DPW package from Pin Descriptions table	
•	Deleted DPW data from Thermal Information table	
•	Deleted footnote 3 of Ordering Information table	
Cł	nanges from Revision B (December 2012) to Revision C	Page
•	Changed last Features bullet	1
•	Added Typical Application Circuit	1
•	Changed last two rows of the $V_{DO}$ parameter in the Electrical Characteristics table	7
Cł	nanges from Revision A (October 2012) to Revision B	Page
•	Changed footnote for page 1 graphic	1
•	Added DBV data to Thermal Information table	6
•	Changed footnote 3 of Ordering Information table	21
Cł	nanges from Original (September 2012) to Revision A	Page
•	Reordered Features bullets	1
•	Changed dropout range in fourth Features bullet	1
•	Changed Package and Fixed-Output Voltage Features bullets	1
•	Added second and third paragraphs to Description section	1
•	Updated DQN pin out drawing	1
•	Changed DQN pinout caption in Pin Configurations section	5

# **TLV713**

## SBVS195E - SEPTEMBER 2012-REVISED MARCH 2015




SB	VS195E – SEPTEMBER 2012 – REVISED MARCH 2015 www.ti.c	om
•	Changed 1.2 V to 0.9 V in description of EN pin in Pin Descriptions table	5
•	Changed DQN header row in Thermal Information table	6
•	Changed V <sub>OUT</sub> maximum specification in Electrical Characteristics table	
•	Combined all V <sub>DO</sub> rows together in Electrical Characteristics table	7
•	Changed V <sub>DO</sub> specifications in Electrical Characteristics table	7
•	Changed I <sub>SHDN</sub> test conditions in Electrical Characteristics table	7
•	Changed Typical Characteristics conditions  Added curves	8
•	Added curves	8
•	Changed junction temperature range in second paragraph of Overview section	12
•	Updated Figure 24	12
•	Deleted third paragraph from Thermal Information section	14
•	Changed second paragraph of Input and Output Capacitor Considerations section	
•	Deleted curve reference from <i>Dropout Voltage</i> section	16



# 5 Pin Configurations and Functions

DQN Package 4-Pin X2SON Top View IN EN





#### **Pin Functions**

	PIN		PIN					
NAME	NO.		NO.		NO.		1/0	DESCRIPTION
NAME	X2SON	SOT-23						
EN 3 3		3	I	Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode.				
GND	2	2	_	Ground pin				
IN 4 1		1	I	Input pin. A small capacitor is recommended from this pin to ground. See the <i>Input and Output Capacitor Considerations</i> section in the <i>Feature Description</i> for more details.				
NC	1	4		No internal connection				
OUT 1 5		0	Regulated output voltage pin. For best transient response, a small 1-µF ceramic capacitor is recommended from this pin to ground. See the <i>Input and Output Capacitor Considerations</i> section in the <i>Feature Description</i> for more details.					
Thermal pad —		_		The thermal pad is electrically connected to the GND node. Connect to the GND plane for improved thermal performance.				



# 6 Specifications

# 6.1 Absolute Maximum Ratings

Over operating junction temperature range ( $T_1 = 25^{\circ}$ C), unless otherwise noted. All voltages are with respect to GND. (1)

2, 1, 1, 2, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,					
		MIN	MAX	UNIT	
Voltage	Input, V <sub>IN</sub>	-0.3	6		
	Enable, V <sub>EN</sub>	-0.3	$V_{IN} + 0.3$	V	
	Output, V <sub>OUT</sub>	-0.3	3.6		
Current	Maximum output, I <sub>OUT(max)</sub>	Internally limited			
Output short-circuit duration		Indefinite			
Total power dissipation	Continuous, P <sub>D(tot)</sub>	See Thermal Information			
Temperature	Storage, T <sub>stg</sub>	<b>-</b> 55	150	°C	
	Junction, T <sub>J</sub>	-55	125	°C	

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted).

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	1.4		5.5	V
$V_{EN}$	Enable range	0		$V_{IN}$	V
I <sub>OUT</sub>	Output current	0		150	mA
C <sub>IN</sub>	Input capacitor	0	1		μF
C <sub>OUT</sub>	Output capacitor	0	0.1	100	μF
TJ	Operating junction temperature range	-40	·	125	°C

#### 6.4 Thermal Information

		TLV713,	TLV713, TLV713P		
	THERMAL METRIC <sup>(1)</sup>	DQN (X2SON)	DBV (SOT23)	UNIT	
		4 PINS	5 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	255.8	249		
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	159.3	172.7		
$R_{\theta JB}$	Junction-to-board thermal resistance	208.2	76.7	°C/W	
$\Psi_{JT}$	Junction-to-top characterization parameter	16.2	49.7	C/VV	
ΨЈВ	Junction-to-board characterization parameter	208.1	75.8		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	148.6	n/a		

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# 6.5 Electrical Characteristics

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN(nom)} = V_{OUT(nom)} + 0.5$  V or  $V_{IN(nom)} = 2$  V (whichever is greater),  $I_{OUT} = 1$  mA,  $V_{EN} = V_{IN}$ , and  $C_{OUT} = 0.47$  µF, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .


PA	RAMETER	TE	ST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage range			1.4		5.5	V
V <sub>OUT</sub>	Output voltage range			1		3.3	V
		V <sub>OUT</sub> ≥ 1.8 V, T <sub>J</sub> = 25°C		-1%		1%	
	DC output accuracy	$V_{OUT} < 1.8 \text{ V}, T_{J} = 25^{\circ}\text{C}$		-20		20	mV
	DC output accuracy	$V_{OUT} \ge 1.2 \text{ V}, -40^{\circ}\text{C} \le T_{\text{J}}$	≤ 125°C	-1.5%		1.5%	
		$V_{OUT} < 1.2 \text{ V}, -40^{\circ}\text{C} \le T_{J}$	<sub>JT</sub> < 1.2 V, -40°C ≤ T <sub>J</sub> ≤ 125°C			50	mV
$\Delta V_{OUT(\Delta VIN)}$	Line regulation	Max {V <sub>OUT(nom)</sub> + 0.5 V, V	$I_{IN} = 2.0 \text{ V} \le V_{IN} \le 5.5 \text{ V}$		1	5	mV
$\Delta V_{OUT(\Delta IOUT)}$	Load regulation	0 mA ≤ I <sub>OUT</sub> ≤ 150 mA			10	30	mV
			1 V $\leq$ V <sub>OUT</sub> $<$ 1.8 V, I <sub>OUT</sub> $=$ 150 mA		600	900	
			V <sub>OUT</sub> = 1.1 V, I <sub>OUT</sub> = 100 mA		470	600	
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}, \text{I}_{\text{OUT}} = 30 \text{ mA}$		70		
			$1.8 \text{ V} \le \text{V}_{\text{OUT}} < 2.1 \text{ V}, \text{I}_{\text{OUT}} = 150 \text{ mA}$		350	575	
		$V_{OUT} = 0.98 \times V_{OUT(nom)}$	$2.1 \text{ V} \le \text{V}_{\text{OUT}} < 2.5 \text{ V}, \text{I}_{\text{OUT}} = 30 \text{ mA}$		90		
		$T_J = -40$ °C to 85°C	2.1 V ≤ V <sub>OUT</sub> < 2.5 V, I <sub>OUT</sub> = 150 mA		290	481	
			$2.5 \text{ V} \leq \text{V}_{\text{OUT}} < 3 \text{ V}, \text{I}_{\text{OUT}} = 30 \text{ mA}$		50		
.,	Dranaut valtara		2.5 V ≤ V <sub>OUT</sub> < 3 V, I <sub>OUT</sub> = 150 mA		246	445	\
$V_{DO}$	Dropout voltage		$3 \text{ V} \le \text{V}_{\text{OUT}} < 3.6 \text{ V}, \text{I}_{\text{OUT}} = 30 \text{ mA}$		46		mV
			$3 \text{ V} \le \text{V}_{\text{OUT}} < 3.6 \text{ V}, \text{I}_{\text{OUT}} = 150 \text{ mA}$		230	420	
		$V_{OUT} = 0.98 \times V_{OUT(nom)},$	1 V ≤ V <sub>OUT</sub> < 1.8 V, I <sub>OUT</sub> = 150 mA		600	1020	
			V <sub>OUT</sub> = 1.1 V, I <sub>OUT</sub> = 100 mA		470	720	
			1.8 V ≤ V <sub>OUT</sub> < 2.1 V, I <sub>OUT</sub> = 150 mA		350	695	
		$T_{J} = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	2.1 V ≤ V <sub>OUT</sub> < 2.5 V, I <sub>OUT</sub> = 150 mA		290	601	
			2.5 V ≤ V <sub>OUT</sub> < 3 V, I <sub>OUT</sub> = 150 mA		246	565	
			3 V ≤ V <sub>OUT</sub> < 3.6 V, I <sub>OUT</sub> = 150 mA		230	540	
I <sub>GND</sub>	Ground pin current	I <sub>OUT</sub> = 0 mA			50	75	μΑ
SHUTDOWN	Shutdown current	V <sub>EN</sub> ≤ 0.4 V, 2.0 V ≤ V <sub>IN</sub> ≤	5.5 V, T <sub>J</sub> = 25°C		0.1	1	μA
		V <sub>IN</sub> = 3.3 V,	f = 100 Hz		70		
PSRR		$V_{OUT} = 2.8 \text{ V},$	f = 10 kHz		55		dB
	rejection ratio	I <sub>OUT</sub> = 30 mA	f = 1 MHz		55		
V <sub>n</sub>	Output noise voltage	BW = 100 Hz to 100 kHz,	V <sub>IN</sub> = 2.3 V, V <sub>OUT</sub> = 1.8 V, I <sub>OUT</sub> = 10 mA		73		$\mu V_{RMS}$
STR	Start-up time <sup>(1)</sup>	$C_{OUT} = 1.0 \mu F, I_{OUT} = 150$	mA		100		μs
V <sub>HI</sub>	Enable high (enabled)			0.9		V <sub>IN</sub>	V
V <sub>LO</sub>	Enable low (disabled)			0		0.4	V
I <sub>EN</sub>	EN pin current	EN = 5.5 V			0.01		μΑ
R <sub>PULLDOWN</sub>	Pulldown resistor (TLV713P only)	V <sub>IN</sub> = 4 V			120		Ω
		$V_{IN} = 3.8 \text{ V}, V_{OUT} = 3.3 \text{ V},$	$T_{J} = -40 \text{ to } 85^{\circ}\text{C}$	180			
L <sub>IM</sub>	Output current limit	V <sub>IN</sub> = 2.25 V, V <sub>OUT</sub> = 1.8 V	$/, T_{J} = -40 \text{ to } 85^{\circ}\text{C}$	180			mA
		V <sub>IN</sub> = 2.0 V, V <sub>OUT</sub> = 1.2 V,		180			
sc	Short-circuit current	V <sub>OUT</sub> = 0 V			40		mA
	The second of the	Shutdown, temperature in	creasing		158		20
T <sub>SD</sub>	Thermal shutdown	Reset, temperature decre	asing		140		°C

<sup>(1)</sup> Start-up time is the time from EN assertion to (0.98  $\times$  V<sub>OUT(nom)</sub>).



# 6.6 Typical Characteristics


Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$   $\mu$ F, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .





# **Typical Characteristics (continued)**

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$  µF, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .




Copyright © 2012–2015, Texas Instruments Incorporated



# **Typical Characteristics (continued)**


Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$  µF, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .





# **Typical Characteristics (continued)**

Over operating temperature range ( $T_J = -40^{\circ}C$  to 125°C),  $V_{IN} = V_{OUT(nom)} + 0.5$  V or 2.0 V (whichever is greater),  $I_{OUT} = 10$  mA,  $V_{EN} = V_{IN}$ ,  $C_{OUT} = 1$  µF, and  $V_{OUT(nom)} = 1.8$  V, unless otherwise noted. Typical values are at  $T_J = 25^{\circ}C$ .



Copyright © 2012–2015, Texas Instruments Incorporated



# 7 Detailed Description

### 7.1 Overview

These devices belong to a new family of next-generation value low-dropout (LDO) regulators. These devices consume low quiescent current and deliver excellent line and load transient performance. These characteristics, combined with low noise, very good PSRR with little  $(V_{IN} - V_{OUT})$  headroom, make this family of devices ideal for RF portable applications.

This family of regulators offers current limit and thermal protection. Device operating junction temperature is -40°C to 125°C.

# 7.2 Functional Block Diagrams




Figure 24. TLV713 Block Diagram



## Functional Block Diagrams (continued)




Figure 25. TLV713P Block Diagram

# 7.3 Feature Description

# 7.3.1 Undervoltage Lockout (UVLO)

The TLV713 uses a UVLO circuit that disables the output until the input voltage is greater than the rising UVLO voltage. This circuit ensures that the device does not exhibit any unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry, V<sub>IN(min)</sub>. During UVLO disable, the output of the TLV713P version is connected to ground with a  $120-\Omega$  pulldown resistor.

### 7.3.2 Shutdown

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed V<sub>EN(high)</sub> (0.9 V, minimum). Turn off the device by forcing the EN pin to drop below 0.4 V. If shutdown capability is not required, connect EN to IN.

The TLV713P has an internal pulldown MOSFET that connects a 120-Ω resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance (C<sub>OUT</sub>) and the load resistance  $(R_1)$  in parallel with the 120- $\Omega$  pulldown resistor. The time constant is calculated in Equation 1.

$$\tau = \frac{120 \cdot R_L}{120 + R_L} \cdot C_{OUT} \tag{1}$$

Copyright © 2012-2015, Texas Instruments Incorporated Submit Documentation Feedback



## Feature Description (continued)

#### 7.3.3 Foldback Current Limit

The TLV713 has an internal foldback current limit that helps protect the regulator during fault conditions. The current supplied by the device is gradually reducedwhile the output voltage decreases. When the output is shorted, the LDO supplies a typical current of 40 mA. Output voltage is not regulated when the device is in current limit, and is calculated by Equation 2:

$$V_{OLT} = I_{LIMIT} \times R_{LOAD} \tag{2}$$

The PMOS pass transistor dissipates  $[(V_{IN} - V_{OUT}) \times I_{LIMIT}]$  until thermal shutdown is triggered and the device turns off. The device is turned on by the internal thermal shutdown circuit during cool down. If the fault condition continues, the device cycles between current limit and thermal shutdown. See the *Thermal Information* section for more details.

The TLV713 PMOS pass element has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting to 5% of the rated output current is recommended.

#### 7.3.4 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 158°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits regulator dissipation, protecting the device from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature must be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The TLV713 internal protection circuitry is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TLV713 into thermal shutdown degrades device reliability.



#### 7.4 Device Functional Modes

#### 7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is at least as high as V<sub>IN(min)</sub>.
- The input voltage is greater than the nominal output voltage added to the dropout voltage.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.

### 7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode of operation, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

#### 7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

Table 1 shows the conditions that lead to the different modes of operation.

**Table 1. Device Functional Mode Comparison** 

ODERATING MODE	PARAMETER						
OPERATING MODE	V <sub>IN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	T <sub>J</sub>			
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}$ and $V_{IN} > V_{IN(min)}$	$V_{EN} > V_{EN(high)}$	I <sub>OUT</sub> < I <sub>LIM</sub>	T <sub>J</sub> < 125°C			
Dropout mode	$V_{IN(min)} < V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(high)}$	_	T <sub>J</sub> < 125°C			
Disabled mode (any true condition disables the device)	_	V <sub>EN</sub> < V <sub>EN(low)</sub>	_	T <sub>J</sub> > 158°C			



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

### 8.1.1 Input and Output Capacitor Considerations

The TLV713 uses an advanced internal control loop to obtain stable operation both with and without the use of input or output capacitors. The TLV713 dynamic performance is improved with the use of an output capacitor. An output capacitance of 0.1 µF or larger generally provides good dynamic response. X5R- and X7R-type ceramic capacitors are recommended because these capacitors have minimal variation in value and equivalent series resistance (ESR) over temperature.

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- $\mu$ F to 1- $\mu$ F capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than  $0.5~\Omega$ . A higher-value capacitor may be necessary if large, fast, rise-time load transients are anticipated or if the device is located several inches from the input power source.

#### 8.1.2 Dropout Voltage

The TLV713 uses a PMOS pass transistor to achieve low dropout. When  $(V_{IN} - V_{OUT})$  is less than the dropout voltage  $(V_{DO})$ , the PMOS pass device is in the linear region of operation and the input-to-output resistance is the  $R_{DS(on)}$  of the PMOS pass element.  $V_{DO}$  scales approximately with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as  $(V_{IN} - V_{OLIT})$  approaches dropout.

#### 8.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude but increases the duration of the transient response.



# 8.2 Typical Application

Several versions of the TPS713 are ideal for powering the MSP430 microcontroller.

Figure 26 shows a diagram of the TLV713 powering an MSP430 microcontroller. Table 2 shows potential applications of some voltage versions.




Figure 26. TLV713 Powering a Microcontroller

**Table 2. Typical MSP430 Applications** 

DEVICE	V <sub>OUT</sub> (Typ)	APPLICATION
TLV71318P	1.8 V	Allows for lowest power consumption with many MSP430s
TLV71325P	2.5 V	2.2-V supply required by many MSP430s for flash programming and erasing

# 8.2.1 Design Requirements

Table 3 lists the design requirements.

**Table 3. Design Parameters** 

PARAMETER	DESIGN REQUIREMENT						
Input voltage	4.2 V to 3 V (Lithium Ion battery)						
Output voltage	1.8 V, ±1%						
DC output current	10 mA						
Peak output current	75 mA						
Maximum ambient temperature	65°C						

## 8.2.2 Detailed Design Procedure


An input capacitor is not required for this design because of the low impedance connection directly to the battery.

No output capacitor allows for the minimal possible inrush current during start-up, ensuring the 180-mA maximum input current limit is not exceeded.

Verify that the maximum junction temperature is not exceeded by referring to Figure 32.



### 8.2.3 Application Curves



#### 8.3 Do's and Don'ts

Place at least one 0.1-µF ceramic capacitor as close as possible to the OUT pin of the regulator for best transient performance.

Place at least one 1-µF capacitor as close as possible to the IN pin for best transient performance.

Do not place the output capacitor more than 10 mm away from the regulator.

Do not exceed the absolute maximum ratings.

Do not continuously operate the device in current limit or near thermal shutdown.

## 9 Power-Supply Recommendations

These devices are designed to operate from an input voltage supply range from 1.4 V to 5.5 V. The input voltage range must provide adequate headroom for the device to have a regulated output. This input supply must be well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.




# 10 Layout

### 10.1 Layout Guidelines

### 10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

Input and output capacitors must be placed as close to the device pins as possible. To improve AC performance (such as PSRR, output noise, and transient response), TI recommends that the board be designed with separate ground planes for V<sub>IN</sub> and V<sub>OUT</sub>, with the ground plane connected only at the device GND pin. In addition, the output capacitor ground connection must be connected directly to the device GND pin. High-ESR capacitors may degrade PSRR performance.


## 10.2 Layout Examples



application-specific connections

(1) Not required.

Figure 30. X2SON Layout Example



(1) Not required.

Figure 31. SOT-23 Layout Example

#### 10.3 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the printed-circuit-board (PCB) layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in Thermal Information. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation (P<sub>D</sub>) can be approximated by the product of the output current times the voltage drop across the output pass element (V<sub>IN</sub> to V<sub>OUT</sub>), as shown in Equation 3.

(4)

## **Power Dissipation (continued)**

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

Figure 32 shows the maximum ambient temperature versus the power dissipation of the TLV713. This figure assumes the device is soldered on a JEDEC standard, high-K layout with no airflow over the board. Actual board thermal impedances vary widely. If the application requires high power dissipation, having a thorough understanding of the board temperature and thermal impedances is helpful to ensure the TLV713 does not operate above a junction temperature of 125°C.




Figure 32. Maximum Ambient Temperature vs Device Power Dissipation

Estimating the junction temperature can be done by using the thermal metrics  $\Psi_{JT}$  and  $\Psi_{JB}$ , shown in the *Thermal Information* table. These metrics are a more accurate representation of the heat transfer characteristics of the die and the package than  $R_{BJA}$ . The junction temperature can be estimated with Equation 4.

$$\begin{split} \Psi_{JT} \colon & T_J = T_T + \Psi_{JT} \bullet P_D \\ \Psi_{JB} \colon & T_J = T_B + \Psi_{JB} \bullet P_D \end{split}$$

where

- P<sub>D</sub> is the power dissipation shown by Equation 3,
- T<sub>T</sub> is the temperature at the center-top of the IC package,
- T<sub>B</sub> is the PCB temperature measured 1 mm away from the IC package on the PCB surface.

NOTE

Both  $T_T$  and  $T_B$  can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring  $T_T$  and  $T_B$ , see the application note *Using New Thermal Metrics* (SBVA025), available for download at www.ti.com.

20 *Su* 



# 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

#### 11.1.1.1 Evaluation Modules

Three evaluation modules (EVMs) are available to assist in the initial circuit performance evaluation using the TLV713:

- TLV71312PEVM-171
- TLV71318PEVM-171
- TLV71333PEVM-171

These EVMs can be requested at the Texas Instruments website through the device product folders or purchased directly from the TI eStore.

## 11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TLV713 is available through the product folders under Tools & Software.

#### 11.1.2 Device Nomenclature

Table 4. Ordering Information (1)(2)

PRODUCT	Vo
TLV713 <b>xx(x)Pyyyz</b>	<ul> <li>XX(X) is the nominal output voltage. For output voltages with a resolution of 100 mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8 V; 475 = 4.75 V).</li> <li>P is optional; devices with P have an LDO regulator with an active output discharge.</li> <li>YYY is the package designator.</li> <li>Z is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</li> </ul>

For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

#### 11.2 Documentation Support

#### 11.2.1 Related Documentation

- Using New Thermal Metrics, SBVA025
- TLV713xxEVM-171 User's Guide, SLVU771

#### 11.3 Trademarks

All trademarks are the property of their respective owners.

### 11.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.



ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2012-2015, Texas Instruments Incorporated

Output voltages from 1.0 V to 3.3 V in 50-mV increments are available. Contact the factory for details and availability.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





17-Jan-2015

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV71310PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUQI	Sample
TLV71310PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUQI	Samples
TLV71310PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET	Samples
TLV71310PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	ET	Samples
TLV71311PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUPI	Samples
TLV71311PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUPI	Samples
TLV71312PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUEI	Samples
TLV71312PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUEI	Samples
TLV71312PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AF	Samples
TLV71312PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AF	Samples
TLV71315PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUGI	Samples
TLV71315PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUGI	Samples
TLV71315PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AY	Samples
TLV71315PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AY	Samples
TLV713185PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUII	Samples
TLV713185PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUII	Samples
TLV713185PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	A1	Samples



www.ti.com

17-Jan-2015

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV713185PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	A1	Samples
TLV71318PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUDI	Samples
TLV71318PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUDI	Samples
TLV71318PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AW	Samples
TLV71318PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AW	Samples
TLV71320DQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2	Samples
TLV71320DQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B2	Samples
TLV71325PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUJI	Samples
TLV71325PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUJI	Samples
TLV71325PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AZ	Samples
TLV71325PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AZ	Samples
TLV713285PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VULI	Samples
TLV713285PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VULI	Samples
TLV713285PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	A2	Samples
TLV713285PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	A2	Samples
TLV71328PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUKI	Samples
TLV71328PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUKI	Samples
TLV71328PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AK	Samples



www.ti.com

# PACKAGE OPTION ADDENDUM

17-Jan-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV71328PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AK	Samples
TLV71330PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUMI	Samples
TLV71330PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUMI	Samples
TLV71330PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AL	Samples
TLV71330PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	AL	Samples
TLV71333PDBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUFI	Samples
TLV71333PDBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	VUFI	Samples
TLV71333PDQNR	ACTIVE	X2SON	DQN	4	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	АН	Samples
TLV71333PDQNT	ACTIVE	X2SON	DQN	4	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	АН	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL. Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

17-Jan-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Apr-2014

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71310PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71310PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71310PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71310PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71311PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71311PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.3	3.2	1.4	4.0	8.0	Q3
TLV71312PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71312PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71312PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71312PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71315PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71315PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71315PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71315PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV713185PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV713185PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV713185PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV713185PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2




# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Apr-2014

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV71318PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71318PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71318PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71318PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71320DQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71320DQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71325PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71325PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71325PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71325PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV713285PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV713285PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV713285PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV713285PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71328PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71328PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71328PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71328PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71330PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TLV71330PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71330PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71330PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71333PDBVR	SOT-23	DBV	5	3000	178.0	9.0	3.3	3.2	1.4	4.0	8.0	Q3
TLV71333PDBVT	SOT-23	DBV	5	250	178.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TLV71333PDQNR	X2SON	DQN	4	3000	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2
TLV71333PDQNT	X2SON	DQN	4	250	180.0	9.5	1.16	1.16	0.63	4.0	8.0	Q2

www.ti.com 30-Apr-2014



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71310PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71310PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71310PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71310PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71311PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71311PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71312PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71312PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71312PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71312PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71315PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71315PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71315PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71315PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV713185PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV713185PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV713185PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV713185PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71318PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71318PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0



# **PACKAGE MATERIALS INFORMATION**

www.ti.com 30-Apr-2014

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV71318PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71318PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71320DQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71320DQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71325PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71325PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71325PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71325PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV713285PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV713285PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV713285PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV713285PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71328PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71328PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71328PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71328PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71330PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71330PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71330PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71330PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0
TLV71333PDBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TLV71333PDBVT	SOT-23	DBV	5	250	180.0	180.0	18.0
TLV71333PDQNR	X2SON	DQN	4	3000	184.0	184.0	19.0
TLV71333PDQNT	X2SON	DQN	4	250	184.0	184.0	19.0

DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-178 Variation AA.



# DBV (R-PDSO-G5)


# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. SON (Small Outline No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



# DQN (S-PX2SON-N4)


## PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4210393-3/E 04/12

NOTE: All linear dimensions are in millimeters



DQN (S-PX2SON-N4)

# PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
  - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
  - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity