Block Diagrams

As all functions in this design are combinational circuits, the implementation of A2B and B2A on Xilinx Ultrascale+ ZCU104 has been described in this document.

In this implementation, shares of inputs (x(i), y(i), i = 0...3) are captured by a GUI in Matlab and passed to Cortext-A53 which is one of four ARM cores in Zynq FPGA through serial communication (UART). After processing on data, the input data send to GPIO (General Purpose I/O) for calculating secure add based Arithmetic to Boolean conversion and vice versa. the output of A2B and B2A are connected to another GPIO and collected data after processing on Cortext-A53 sends to the host machine and display in Matlab GUI. The following figures depict the Matlab GUI and blocks used in FPGA to create the platform.

Matlab codeand c and code for Cortext-A53 are available in 5_source_code/zynq



