Verification

C code:

- GCC-4.8 is used to compile the c code
- Since there were no available test vectors for the evaluation, some random numbers were manually assigned to variables (x, y, and q are selected randomly) in the code for testing the algorithm.
- For evaluating, the outputs of all algorithms are printed out on a terminal based on the formula mentioned in the paper. Take A2B as an example. The output of this function is stored in the z variable. For comparing the correctness of the output, based on the formula in the paper, it should be $\bigoplus_{i=0}^{n-1} x + \bigoplus_{i=0}^{n-1} y = \bigoplus_{i=0}^{n-1} z$. shares of z and the formula is printed out in the terminal.

VHDL Code:

- Vivado 2021.2 has been used to simulate and synthesize VHDL codes.
- xc7a12tcsg325-3 has been selected as the target FPGA
- For evaluating the correctness of the output, the output of every component is compared with shares of the output in the corresponding c function.

Simulation Results:

For n = 4 and k = 8

```
Line: 14 Col: 12
x[i] &
       y[i] = 48 ----- SecAnd(x,y)
                                               48
             47 ----- SecAdd(x,y)
x[i] +
       y[i] =
                                               47
x[i] +
       y[i] = 47 ----- SecAddGoubin(x,y)
                                             = 47
x[i] +
       y[i] = 47 -----SecAddQ(x,y)
                                             = 47
       y[i] = 47 -----SecAddQSimplified(x,y) =
x[i] +
                                               47
x[i] +
             47
                     <del>-----A2B(x,y)</del>
                                               47
x[i] +
       y[i] = 207
                                             = 207
                          -B2A(x,y)
SecAnd Shares
                = \{0x00,0x34,0x54,0x50\}
SecAdd Shares
                = \{0x02,0xcc,0x2f,0xce\}
SecAddQ Shares
                = \{0x2f,0x00,0x00,0x00\}
SecAddQSimple Shares = {0x1e,0xdc,0x23,0xce}
A2B Shares
                = \{0x00.0xce.0x2d.0xcc\}
B2A Shares
                = \{0xcd, 0x00, 0x00, 0x02\}
Program ended with exit code: 0
```

output of c code for n = 4, k = 8

For n = 2 and k = 8. A2Bq and B2Aq are generated based on shares on x variable.

```
Line: 14 Co
x[i] &
       y[i] =
             2 ----- SecAnd(x,y)
       y[i] = 221 ----- SecAdd(x,y)
                                           = 221
x[i] +
       y[i] = 221 ----- SecAddGoubin(x,y)
x[i] +
                                           = 221
       y[i] = 80 -----SecAddQ(x,y)
x[i] +
                                           = 80
       y[i] = 106 -----SecAddQSimplified(x,y) = 106
x[i] +
x[i] +
       y[i] = 221 ------A2B(x,y)
                                           = 221
               ----B2A(x,y)
       y[i] = 217
                                            = 217
x[i] +
Α0
       A1
          = 109 ------A2Bq(x,y)
                                           = 109
             2 -----B2Aq(x,y)
SecAnd Shares
                = \{0x53,0x51\}
               = \{0x0d, 0xd0\}
SecAdd Shares
SecAddQ Shares
               = \{0x50,0x00\}
SecAddQSimple Shares = {0xb8,0xd2}
               = {0x13,0xce}
A2B Shares
B2A Shares
                = \{0xd7,0x02\}
A2Bq Shares
                = \{0x4a, 0x27\}
B2Aq Shares
                = \{0x64, 0x2b\}
Program ended with exit code: 0
```

output of c code for n = 2, k = 8

Name	Value	850.000 ns 900.000 ns 950.0
> ₩ x[31:0]	83707e7c	837 0 7e7c
> V y[31:0]	81648952	81648952
> W q[7:0]	8d	8d
> W sec_and[31:0]	00345450	00345450
> W sec_add[31:0]	02cc2fce	02cc2fce
> W sec_addq[31:0]	2f000000	2f000000
> W sec_addq_simplified[31:0	ledc23ce	ledc23ce
> № sec_a2b[31:0]	00ce2dcc	00ce2dcc
> ₩ sec_b2a[31:0]	cd000002	cd000002
> W sec_a2b_q[15:0]	4a27	4a27
> W sec_b2a_q[15:0]	642b	642b

VHDL simulation