LLVM Tutorial Compilation

Back-end

2019.04.11

Back-end Compilation

- Translate IR into machine code code
- Overall Process

IR ----- SelectionDAG ----- MachineInst ----- MCInst

- Convert IR to SelectionDAG
- Legalize SelectionDAG
- Select instructions from SelectionDAG
- Schedule instructions in SelectionDAG
- Allocate registers
- Insert prologue and epilogue code
- Emit machine code

SelectionDAG

- DAG (Directed Acyclic Graph)
 - Node: Operation (SDNode)
 - Edge: Dependence
 - Data, Order, Scheduling
- 11c: Static Assembler
 - To see SelectionDAG before optimization,

```
$ llc -fast-isel=false -view-dag-combine1-dags test.ll
$ dot -Tpdf xxx.dot -o xxx.pdf
```

Note) Fast instruction selection must be disabled!


Optimize DAG by combining S

DNode nodes

SelectionDAG


Example (add.ll)


```
; Function Attrs: noinline nounwind optnone uwtable
define dso_local i32 @add(i32 %a, i32 %b) #0 {
entry:
    %a.addr = alloca i32, align 4
    %b.addr = alloca i32, align 4
    store i32 %a, i32* %a.addr, align 4
    store i32 %b, i32* %b.addr, align 4
    %0 = load i32, i32* %a.addr, align 4
    %1 = load i32, i32* %b.addr, align 4
    %add = add nsw i32 %0, %1
    ret i32 %add
}
```



SelectionDAG

Example (add.ll)






SelectionDAG Legalization

- Legalize SelectionDAG for a target
 - Type legalization
 - Promote smaller data types to larger data types
 - Truncate larger data types into smaller data types
 - Ex) If the target only supports the i64 type, change the i32 type to the i64 type.
 - Instruction legalization
- To see SelectionDAG before and after legalization,


```
$ llc -fast-isel=false -view-legalize-types-dags test.ll
$ llc -fast-isel=false -view-legalize-dags test.ll
$ llc -fast-isel=false -view-dag-combine2-dags test.ll
```

SelectionDAG Legalization

- Example 1
 - Before type legalization




After type legalization




SelectionDAG Legalization

- Example 2
 - Before legalization



- After legalization




Instruction Selection

- Map target-independent instructions to target-specific instructions
 - llvm/lib/Target/XXX/XXXInstrYYY.td
 - ex) llvm/lib/Target/X86/X86InstrArithmetic.td
 - Contain the definitions of instructions of a target
- To see SelectionDAG after instruction selection,
 - \$ 11c -fast-isel=false -view-sched-dags test.ll

Instruction Selection

Example



Instruction Scheduling

- Assign the order of execution of instructions from the DAG
 - SelectionDAG becomes a list of MachineInstr
 - SelectionDAG nodes are destroyed

Instruction Scheduling

Example

```
*** IR Dump After Machine Instruction Scheduler ***:
 Machine code for function add: NoPHIs, TracksLiveness
Frame Objects:
 fi#0: size=4, align=4, at location [SP+8]
 fi#1: size=4, align=4, at location [SP+8]
Function Live Ins: $edi in %0, $esi in %2
0B bb.0.entry:
   liveins: Sedi. Sesi
     %3:qr32 = COPY $esi
16B
32B
     %1:qr32 = COPY $edi
     MOV32mr %stack.0.a.addr, 1, $noreg, 0, $noreg, %1:gr32 :: (store 4 into %ir.a.addr)
     MOV32mr %stack.1.b.addr, 1, $noreg, 0, $noreg, %3:gr32 :: (store 4 into %ir.b.addr)
       %7:gr32 = MOV32rm %stack.0.a.addr, 1, $noreg, 0, $noreg :: (load 4 from %ir.a.addr)
112B
      %7:gr32 = ADD32rm %7:gr32, %stack.1.b.addr, 1, $noreg, 0, $noreg, implicit-def dead
144B
176B
       RETO implicit killed $eax
```

Register Allocation

- Assign physical registers to virtual registers
 - Virtual registers can be infinite, but the physical registers of a machine are limited
 - Ilvm/lib/Target/XXX/XXXRegisterInfo.td
 - Ex) llvm/lib/Target/X86/X86RegisterInfo.td
 - Contain the definitions of registers of a target

Register Allocation

Example

```
# *** IR Dump After Virtual Register Rewriter ***:
# Machine code for function main: NoPHIs, TracksLiveness, NoVRegs
Frame Objects:
  fi#0: size=4, align=4, at location [SP+8]
  fi#1: size=4, align=4, at location [SP+8]
OB bb.O.entry:
      MOV32mi %stack.0.retval, 1, $noreq, 0, $noreq, 0 :: (store 4 into %ir.retval)
32B
      _ADJCALLSTACKDOWN64 0, 0, 0, implicit-def $rsp, implicit-def dead $eflags, implicit-def $ss
64B
      Sedi = MOV32ri 10
      $esi = MOV32ri 30
96B
        CALL64pcrel32 @add, <regmask $bh $bl $bp $bph $bpl $bx $ebp $ebx $hbp $hbx $rbp $rbx $r
112B
w $r14w $r15w $r12wh and 3 more...>, implicit $rsp, implicit $ssp, implicit $edi, implicit $esi
        ADJCALLSTACKUP64 0, 0, implicit-def $rsp, implicit-def dead $eflags, implicit-def $ssp,
128B
        MOV32mr %stack.1.c, 1, $noreg, 0, $noreg, killed renamable $eax :: (store 4 into %ir.c)
160B
        renamable Sesi = MOV32rm %stack.1.c, 1, Snoreq, 0, Snoreq :: (load 4 from %ir.c)
176B
        ADJCALLSTACKDOWN64 0. 0. 0. implicit-def $rsp. implicit-def dead $eflags. implicit-def
192B
208B
       renamable Srdi = MOV64ri @.str
256B
        Sal = MOV8ri 0
        CALL64pcrel32 @printf, <regmask $bh $bl $bp $bph $bpl $bx $ebp $ebx $hbp $hbx $rbp $rbx
272B
r13w $r14w $r15w $r12wh and 3 more...>, implicit $rsp, implicit $ssp, implicit $al, implicit $rc
        ADJCALLSTACKUP64 0, 0, implicit-def $rsp, implicit-def dead $eflags, implicit-def $ssp,
288B
336B
        $eax = MOV32r0 implicit-def dead $eflags
        RETO implicit $eax
352B
```

Code Emission

- Lower the code
 - from code generator abstractions (MachinInstr)
 - to machine code layer abstractions (MCInst)
- Emit assembly code (*.s)

Machine Code Optimization

How to Optimize Machine Code

- Almost silimar to IR optimization
- LLVM Passes that inhertis MachineFunctionPass
 - Implement optimization code in runOnMachineFunction
- Dynamically loaded at run-time
 - IIc -load PASS_LIBRARY_PATH -PASS_NAME
 - example

```
$ 11c -stop-after=isel test.ll -o test.mir
$ 11c -load MyPass.so -run-pass=machine-scheduler a.mir -o
a_sched.mir
$ 11c -start-after=isel a_sched.mir -o a.s
```

Skeleton Code

Header File (HelloMachineFunction.h)

```
#include "llvm/CodeGen/MachineFunction.h"
#include "llvm/CodeGen/MachineFunctionPass.h"
using namespace llvm;
namespace {
  struct HelloMachineFunction : public MachineFunctionPass {
    static char ID; // Pass identification, replacement for typeid
    HelloMachineFunction() : MachineFunctionPass(ID) {}
    bool runOnMachineFunction(MachineFunction &M) override;
    void getAnalysisUsage(AnalysisUsage &AU) const override;
  };
#endif
```

Skeleton Code

Source File (HelloMachineFunction.cpp)

```
#include "llvm/Support/raw_ostream.h"

#include "HelloMachineFunction.h"

#define DEBUG_TYPE "hello"


bool HelloMachineFunction::runOnMachineFunction(MachineFunction &M) {
    return false;
}

void HelloMachineFunction::getAnalysisUsage(AnalysisUsage &AU) const {
    AU.setPreservesAll();
}

char HelloMachineFunction::ID = 0;
static RegisterPass<HelloMachineFunction> Y("helloMachineFunction", "Hello World Pass ");
```

LLVM Machine Code Classes

Has-a relationship of Machine Code classes



MachineFunction Class

- Provide lower-level information than (IR) Function
 - For example,

```
MachineRegisterInfo & getRegInfo ()
getRegInfo - Return information about the registers currently in use. More...

const MachineRegisterInfo & getRegInfo () const

MachineFrameInfo & getFrameInfo ()
getFrameInfo - Return the frame info object for the current function. More...

const MachineFrameInfo & getFrameInfo () const
```

Example

Print all machine instructions

```
void SimplePrinter::runOnMachineFunction(MachineFunction &MF) {
   for (MachineBasicBlock &MBB : MF)
     for (MachineInstruction &MI : MBB)
     out() << MI;
}</pre>
```

How to Add a New Target

How to Add a New Target

- All targets are under
 - llvm/lib/Target
 - Available targets: X86, ARM, RISCV, Mips, AMDGPU, ...
- First step to add a new target
 - Create a folder for the target at llvm/lib/Target

How to Add a New Target

- (Minimal) Steps
 - Define registers and register classes
 - Define calling convention
 - Define the instruction set
 - Implement target lowering
 - Select an instruction
 - Implement frame lowering
 - Register a target

LLVM TableGen

- Facilitate describing target description
 - Register definition
 - Register aliases
 - Register classes
 - Instruction definition
 - Calling convention
- Interpret *.td into *.inc (c++)



LLVM TableGen

- Generates various target-specific data structures and functions in *.inc files
- Important to implement a back-end compiler
 - Understand *.td files
 - Ex) TOY.td, TOYRegisterInfo.td, TOYCallingConv.td, TOYInstrFormats.td, TOYInstrInfo.td, TOYOperators.td
 - Know what *.inc files provide
 - Ex) TOYGenSubtargetInfo.inc, TOYGenRegisterInfo.inc,
 TOYGenInstrInfo.inc, TOYGenAsmWriter.inc, TOYGenDAGISel.inc,
 TOYGenCallingConv.inc, TOYGenMCCodeEmitter.inc

Toy Architecture

- A simple RISC-type architecture
- Registers
 - General registers: r0-r3
 - Stack Pointer: sp
 - Link register: Ir
- Calling Convention
- Arguments: r0-r1
- Return value: r0

Registers and Register Classes

- How to define registers and register classes
 - llvm/lib/Target/TOY/TOYRegisterInfo.td

Registers and Register Classes

- After TableGen
 - llvm-objects/lib/Target/TOY/TOYGenRegisterInfo.inc

```
namespace TOY {
enum {
  NoRegister,
  LR = 1,
  SP = 2,
  R0 = 3,
  R1 = 4,
  R2 = 5,
  NUM_TARGET_REGS // 6
};
} // end namespace TOY

// Register classes

namespace TOY {
enum {
  GRRegsRegClassID = 0,
  };
} // end namespace TOY
```

- When calling a method,
 - How parameters are passed
 - Put a1, ..., ak in registers r1, ..., rk
 - Put ak, ..., an into stack
 - Which registers the called function must preserve for the caller (Callee-saved registers)
 - Caller assumes that these registers will contain the same values be fore and after the call
 - Which registers the caller must preserve for the callee (Caller -saved registers)
 - Callee function uses caller-saved registers without saving them

- How to define calling convention
 - llvm/lib/Target/TOY/TOYCallingConvention.td
 - Return Value Calling Convention

```
def RetCC_TOY : CallingConv<[
    // i32 are returned in registers R0
    CCIfType<[i32], CCAssignToReg<[R0]>>,

    // Integer values get stored in stack slots that are 4 bytes in // size and 4-byte aligned.
    CCIfType<[i32], CCAssignToStack<4, 4>>
]>;
```

- How to define calling convention
 - llvm/lib/Target/TOY/TOYCallingConvention.td
 - Argument Calling Convention

```
def CC_TOY : CallingConv<[
    // Promote i8/i16 arguments to i32.
    CCIfType<[i8, i16], CCPromoteToType<i32>>,

    // The first 2 integer arguments are passed in integer registers.
    CCIfType<[i32], CCAssignToReg<[R0, R1]>>,

    // Integer values get stored in stack slots that are 4 bytes in
    // size and 4-byte aligned.
    CCIfType<[i32], CCAssignToStack<4, 4>>
]>;

def CC_Save : CalleeSavedRegs<(add R2, R3)>;
```

- After TableGen
 - llvm-objects/lib/Target/TOY/TOYGenCallingConv.inc

```
static bool RetCC TOY(unsigned ValNo, MVT ValVT,
                      MVT LocVT, CCValAssign::LocInfo LocInfo,
                      ISD::ArgFlagsTy ArgFlags, CCState &State) {
  if (LocVT == MVT::i32) {
    static const MCPhysReq ReqList1[] = { TOY::R0 };
   if (unsigned Reg = State.AllocateReg(RegList1)) {
      State.addLoc(CCValAssign::getReg(ValNo, ValVT, Reg, LocVT, LocInfo));
      return false;
  if (LocVT == MVT::i32) {
    unsigned Offset2 = State.AllocateStack(4, 4);
    State.addLoc(CCValAssign::getMem(ValNo, ValVT, Offset2, LocVT, LocInfo));
    return false:
  return true; // CC didn't match.
```

Instruction Set

- How to define instructions
 - llvm/lib/Target/TOY/TOYInstrInfo.td

```
OP code
                                         Out operand list
def MUL
         : MulInst<0b0000000, (outs GRRegs:$dst),
                                                           In operand list
                   (ins GRRegs:$src1, GRRegs:$src2),
                   "mul $dst, $src1, $src2",
                   [(set i32:$dst, (mul i32:$src1, i32:$src2))]> {
  bits<4> dst;
  bits<4> src1:
                                                            String Format
                                    DAG Pattern
  bits<4> src2;
  let Inst{19-16} = dst;
 let Inst{15-12} = 0b0000;
                                     Instruction Encoding
  let Inst{11-8}
                  = src2:
  let Inst{3-0}
                  = src1;
```

Target Lowering

- SelectionDAG Legalization
 - Replace or remove operations and data types that are not supported natively in a SelectionDAG

- How to implement target lowering
 - Inherit TargetLowering class

```
SDValue LowerFormalArguments (...)SDValue LowerCall (...)SDValue LowerReturn (...)
```

Lower to taget-specific instructions

- How to implement instruction selection
 - Inherit SelectionDAGISel class
 - void Select(SDNode *N)
 - Select instruction for a SDNode
 - bool SelectAddr(SDValue Addr, SDValue &Base, SDValue &Offset)
 - Calculate the base and offset of the address for load and store operations

- How to implement instruction selection
 - llvm/lib/Target/TOY/TOYISelDAGtoDAG.cpp

```
namespace {
class TOYDAGToDAGISel : public SelectionDAGISel {
  const TOYSubtarget *Subtarget;
public:
  explicit TOYDAGToDAGISel(TOYTargetMachine &TM, CodeGenOpt::Level OptLevel)
      : SelectionDAGISel(TM, OptLevel), Subtarget(TM.getSubtargetImpl()) {}
  void Select(SDNode *N) override;
  bool SelectAddr(SDValue Addr, SDValue &Base, SDValue &Offset);
 virtual StringRef getPassName() const {
    return "TOY DAG->DAG Pattern Instruction Selection";
  bool runOnMachineFunction(MachineFunction &MF) override {
    return SelectionDAGISel::runOnMachineFunction(MF);
                                                                Automatically generated
                                                                   from TOYInstInfo.td
private:
// Include the pieces autogenerated from the target description.
#include "TOYGenDAGISel.inc"
     end anonymous namespace
```

- How to implement instruction selection
 - llvm/lib/Target/TOY/TOYISelDAGtoDAG.cpp
 - void Select(SDNode *N)


```
// Include the pieces autogenerated from the target description.
#include "TOYGenDAGISel.inc"

void TOYDAGToDAGISel::Select(SDNode *N) {
   SelectCode(N);
}

Automatically generated
   from TOYInstInfo.td
```

- How to implement instruction selection
 - llvm/lib/Target/TOY/TOYISelDAGtoDAG.cpp
 - bool SelectAddr(SDValue Addr, SDValue &Base, SDV alue &Offset)

- (Stack) Frame lowering
 - Emit the function prologue
 - Move the stack pointer (SP) to allocate a new stack frame
 - Emit the function epilogue
 - Move the stack pointer (SP) to destroy the stack frame



- How to Implement Frame Lowering
 - Inherit TargetFrameLowering class
 - void emitPrologue(MachineFunction &MF, MachineBasicBl ock &MBB)
 - Emit the function prologue
 - void emitEpilogue(MachineFunction &MF, MachineBasicBl ock &MBB)
 - Emit the function epilogue

- How to Implement Frame Lowering
 - llvm/lib/Target/TOY/TOYFrameLowering.cpp
 - Function Prologue

```
void TOYFrameLowering::emitPrologue(MachineFunction &MF, MachineBasicBlock &MBB) const {
  // Compute the stack size, to determine if we need a prologue at all.
  const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo();
  //MachineBasicBlock &MBB = MF.front();
  MachineBasicBlock::iterator MBBI = MBB.begin();
  DebugLoc dl = MBBI != MBB.end() ? MBBI->qetDebugLoc() : DebugLoc();
  uint64 t StackSize = computeStackSize(MF);
  if (!StackSize) {
    return:
                                        Defined in
                                   TOYRegisterInfo.td
  // Adjust the stack pointer.
  unsigned StackReg = TOY::SP;
  unsigned OffsetReg = materializeOffset(MF, MBB, MBBI, (unsigned)StackSize);
  if (OffsetReq) {
    BuildMI(MBB, MBBI, dl, TII.get(TOY::SUBrr) StackReg)
        .addReg(StackReg)
        .addReg(OffsetReg)
                                                      Decrease Stack
        .setMIFlag(MachineInstr::FrameSetup);
                                                        Pointer (SP)
  } else {
    BuildMI(MBB, MBBI, dl, TII.get(TOY::SUBri), Sta
        .addReg(StackReg)
        .addImm(StackSize)
        .setMIFlag(MachineInstr::FrameSetup);
```

- How to Implement Frame Lowering
 - llvm/lib/Target/TOY/TOYFrameLowering.cpp
 - Function Epilogue

```
void TOYFrameLowering::emitEpilogue(MachineFunction &MF,
                                    MachineBasicBlock &MBB) const {
  // Compute the stack size, to determine if we need an epilogue at all.
  const TargetInstrInfo &TII = *MF.getSubtarget().getInstrInfo();
  MachineBasicBlock::iterator MBBI = MBB.getLastNonDebugInstr():
  DebugLoc dl = MBBI->getDebugLoc();
  uint64_t StackSize = computeStackSize(MF);
  if (!StackSize) {
    return;
  // Restore the stack pointer to what it was at the beginning of the function.
  unsigned StackReg = TOY::SP;
  unsigned OffsetReg = materializeOffset(MF, MBB, MBBI, (unsigned)StackSize);
   BuildMI(MBB, MBBI, dl, TII.get(TOY::ADDrr) StackReg)
        .addReg(StackReg)
        .addReg(OffsetReg)
                                                     Increase Stack
        .setMIFlag(MachineInstr::FrameSetup);
  } else {
                                                       Pointer (SP)
   BuildMI(MBB, MBBI, dl, TII.get(TOY::ADDri), St
        .addReg(StackReg)
        .addImm(StackSize)
        .setMIFlag(MachineInstr::FrameSetup);
```

TargetMachine Class

- Describe the target machine
 - Triple: <arch> <sub> <vendor> <sys> <abi>
 - Ex) armv7a-none-linux-eabi
 - Data Layout
 - Ex)"E-p:32:32-f128:128:128"
 - E: Big Endianness
 - p: pointer, f: floating point, i:integer
 - Numbers: size, ABI alignment, and preferred alignment
 - At the top of a *.ll file,

```
; ModuleID = 'add.bc'
source_filename = "add.c"
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"
```

TargetMachine Class

llvm/lib/Target/TOYTargetMachine.h

More things to do...

- Implement InstPrinter
 - llvm/lib/Target/TOY/InstPrinter/InstPrinter.h
 - llvm/lib/Target/TOY/InstPrinter/InstPrinter.cpp
- Implement AsmPrinter
 - llvm/lib/Target/TOY/AsmPrinter.cpp
- Register a target
- Support a subtarget
 - llvm/lib/Target/TOY.td
 - llvm/lib/Target/TOYSubtarget.h
 - llvm/lib/Target/TOYSubtarget.cpp

Backup Slides

TableGen

```
    Register Class

 - class Register < string n > {
   string Namespace = "";
 string AsmName = n;
 string Name = n;
 int SpillSize = 0;
 int SpillAlignment = 0;
   list<Register> Aliases = [];
    list < Register > SubRegs = [];
   list<int> DwarfNumbers = [];
```