Aula XII: 1 de 31

Aula XII – Modelagem de Circuitos Sequenciais em VHDL

Aula XII: 2 de 31

Tópicos da aula

- Blocos construtivos básicos
- Inferência de flip-flops
- Registradores
- Contadores
- Máquinas de Estado


Aula XII: 3 de 31

Circuitos Sequenciais

- São aqueles cujas saídas dependem do estado atual e passado das entradas
- Exemplos:
 - Registradores
 - Contadores
 - Máquinas de Estado


Aula XII: 4 de 31

Arquitetura genérica de um circuito sequencial



Aula XII: 5 de 31


Blocos construtivos básicos





Aula XII: 6 de 31


Latch transparente






Aula XII: 7 de 31

Latch com clear




```
ENTITY latch d clear IS
 PORT (d : IN BIT; -- data input
       ena : IN BIT; -- enable
       clrn: IN BIT; -- clear
       q : OUT BIT); -- data output
END latch d clear;
ARCHITECTURE behavior OF latch d clear IS
BEGIN
 PROCESS (d, ena, clrn)
 BEGIN
   IF (clrn = '0') THEN
    Q <= '0';
   ELSIF (ena = '1') THEN
    Q \leq D;
   END IF;
 END PROCESS;
END behavior;
```





Aula XII: 8 de 31


Flip-flop tipo D





Aula XII: 9 de 31


Flip-flop tipo D






Aula XII: 10 de 31

Flip-flop tipo D




```
LIBRARY IEEE;
USE IEEE.std logic 1164.ALL;
ENTITY ff d std logic IS
  PORT (d : IN STD LOGIC; -- data input
        clk : IN STD LOGIC; -- clock
        q : OUT STD LOGIC); -- data output
END ff d std logic;
ARCHITECTURE arch 1 OF ff d std logic IS
BEGIN
  PROCESS(clk)
  BEGIN
   IF rising edge(clk) THEN
     Q \ll D;
    END IF;
  END PROCESS;
END arch 1;
```





Aula XII: 11 de 31


Flip-flop tipo D com clear





Aula XII: 12 de 31

Flip-flop tipo D com clear e enable





Aula XII: 13 de 31


Inferência de flip-flops

Quando flip-flops serão inferidos para reg1.vhd?

```
ENTITY reg1 IS
  PORT ( d : IN BIT;
         clk: IN BIT;
         q : OUT BIT);
END reg1;
ARCHITECTURE arch 1 OF reg1 IS
 SIGNAL a, b : BIT;
BEGIN
 PROCESS (clk)
 BEGIN
    IF (clk'EVENT AND clk='1') THEN
      a \le d:
     b \le a;
     q \le b;
    END IF;
  END PROCESS;
END arch 1;
```

Aula XII: 14 de 31

Inferência de flip-flops





Aula XII: 15 de 31


Inferência de flip-flops

Quando flip-flops serão inferidos para reg2.vhd?

```
ENTITY reg2 IS
 PORT ( d : IN BIT;
         clk: IN BIT;
        q : OUT BIT);
END reg1;
ARCHITECTURE arch 1 OF reg2 IS
  SIGNAL a, b : BIT;
BEGIN
  PROCESS (clk)
 BEGIN
   IF (clk'EVENT AND clk='1') THEN
    a <= d;
    b <= a;
   END IF;
  END PROCESS;
  q \le b;
END arch 1;
```

Aula XII: 16 de 31

Inferência de flip-flops



Aula XII: 17 de 31


Inferência de flip-flops

Quando flip-flops serão inferidos para reg3.vhd?

```
ENTITY reg3 IS
  PORT ( d : IN BIT;
         clk: IN BIT;
         q : OUT BIT);
END reg1;
ARCHITECTURE arch 1 OF reg3 IS
BEGIN
  PROCESS (clk)
   VARIABLE a, b : BIT;
 BEGIN
   IF (clk'EVENT AND clk='1') THEN
     a := d;
     b := a;
     q \le b;
   END IF;
  END PROCESS;
END arch 1;
```


Aula XII: 18 de 31

Inferência de flip-flops



Aula XII: 19 de 31

Registradores





Aula XII: 20 de 31


Registradores

Registrador Paralelo-Paralelo de W bits

```
ENTITY reg pp Wbits IS
 GENERIC (W : NATURAL := 4);
 PORT (d : IN BIT VECTOR(W-1 DOWNTO 0); -- data input
        clk : IN BIT; -- clock
        clrn: IN BIT; -- clear
        ena : IN BIT; -- enable
        q : OUT BIT VECTOR(W-1 DOWNTO 0)); -- data output
END reg pp Wbits;
ARCHITECTURE arch 1 OF reg pp Wbits IS
BEGIN
 PROCESS (clk, clrn)
                                            Igual ao
  BEGIN
  IF (clrn='0') THEN
                                            flip-flop
      q \leftarrow (OTHERS => '0');
   ELSIF (clk'EVENT AND clk='1') THEN
                                            tipo D com
      IF (ena='1') THEN
                                            clear e
        q \ll d;
      END IF;
                                            enable
    END IF;
  END PROCESS;
END arch 1;
```

Aula XII: 21 de 31

Registradores



Aula XII: 22 de 31


Contadores



Aplicação típica: Program Counter (PC)

CLRN	Ena	Load	Qf
0	X	Х	0
1	0	Х	Qa
	1	1	D
		0	Qa+1

CLRN é assíncrono



Aula XII: 23 de 31

Contadores

Incrementador de W bits – Entidade

```
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.std_logic_unsigned.ALL;

ENTITY counter_Wbits IS

GENERIC(W : NATURAL := 4);

PORT (d : IN STD_LOGIC_VECTOR(W-1 DOWNTO 0); -- data input clk : IN BIT; -- clock clrn: IN BIT; -- clear ena : IN BIT; -- enable load: IN BIT; -- load q : BUFFER STD_LOGIC_VECTOR(W-1 DOWNTO 0)); -- data output END counter_Wbits;
```

Aula XII: 24 de 31


Contadores

Incrementador de W bits – Arquitetura

```
ARCHITECTURE arch 1 OF counter Wbits IS
BEGIN
  PROCESS (clk, clrn)
  BEGIN
    IF (clrn='0') THEN
      q \le (OTHERS \Rightarrow '0');
    ELSIF (clk'EVENT AND clk='1') THEN
      IF (ena='1') THEN
        IF (load='1') THEN
          \alpha \leq d;
        ELSE
          q \le q+1;
        END IF;
      END IF;
    END IF;
  END PROCESS;
END arch 1;
```

Aula XII: 25 de 31

Contadores



Aula XII: 26 de 31

FIM AULA XIII