Aula X: 1 de 06

Aula 10 – Memórias

Aula X: 2 de 06


Tópicos da aula


- Read-only memory (ROM)
- Random-acces memory (RAM)



Aula X: 3 de 06

ROM









Aula X: 4 de 06

RAM







Aula X: 5 de 06

```
library IEEE;
      use IEEE.STD LOGIC 1164.ALL;
      use IEEE.STD LOGIC arith.ALL;
      use IEEE.STD_LOGIC_unsigned.ALL;
 6
    entity MEMORIA is
           Generic (
                   p_DATA_WIDTH : INTEGER := 16;
                                                        -- Número de bits dos dados.
8
                                                         -- Número de bits dos endereços.
9
                   p ADD WIDTH
                                  : INTEGER := 6
10
           );
11
          Port (
12
                          : in STD LOGIC;
                 i CLK
13
                 i_DATA : in STD_LOGIC_VECTOR ((p_DATA_WIDTH-1) downto 0);
14
                 i WE
                          : in STD LOGIC;
15
                 i ADDR : in STD LOGIC VECTOR ((p ADD WIDTH-1) downto 0);
                          : in STD_LOGIC_VECTOR ((p_ADD_WIDTH-1) downto 0);
16
                 i ADDW
17
                 o DATA : out STD LOGIC VECTOR ((p DATA WIDTH-1) downto 0)
18
           );
19
     end MEMORIA;
20
    architecture Behavioral of MEMORIA is
22
23
          type MEM TYPE is array(i ADDR'range) of std logic vector(i DATA'range);
24
          signal w MEMORIA RAM : MEM TYPE;
25
26
    - begin
27
28
              -- Process de escritura
              process(i CLK) begin
30
                  if rising edge(i_CLK) then
31
                      if (i WE = '1') then
                          w_MEMORIA_RAM(conv_integer(i_ADDW)) <= i_DATA;</pre>
33
                      end if;
34
35
                      o_DATA <= w_MEMORIA_RAM(conv_integer(i_ADDR));
36
                  end if;
37
              end process;
38
39
     end Behavioral;
```



Aula X: 6 de 06

FIM AULA X