# Basic Pollard Rho Algorithm Implementation On CUDA Device

## Martin Beránek

Faculty of Information Technology - Czech Technical University in Prague

## $\mathrm{May}\ 6,\ 2017$

## Contents

1	Intr	roduction
2	Defi 2.1 2.2 2.3	Division
3	3.1	A Solution  First solution with explicit barrier
	3.2	Measurements
	3.3	Second solution with independent runners
	3.4	Measurements
4	Con	nclusion
$\mathbf{L}$		of Figures
	$\frac{1}{2}$	Sequential pseudo-code of algorithm
	3	Long division [1]
	4	Command time output on sequential run
	5	First version of Pollard-Rho on CUDA
	6	Changing caching policy for both kernels
	7	Graph of execution time
	8	Inactivity of threads in warp
	9	Count of instructions used by kernels
	10	Kernel from second version
	11	Graph of execution time
	12	Inactivity of threads in warp

## 1 Introduction

Factorisation problem of a huge number resolved into massive parallel solutions. Large number of algorithms are currently state-of-art and are continuously developed into better forms. This short article is focused on implementation of Pollard-Rho algorithm on CUDA device. In first part there is a definition of algorithm. Next the article focuses on options of parallelism on CUDA device. Results are measured in multiple instances and compared in graphs.

## 2 Definition of the algorithm

The  $\rho$  algorithm (named after the shape of curves symbolising two functions trying to reach themselves in projective space) is based on finding cycle. In t random numbers of  $x_1, x_2, \ldots, x_t$  in range [1, n] will contain repetition with probability of P > 0.5 if  $t > 1.777n^{\frac{1}{2}}$ 

The  $\rho$  algorithm uses g(x) for modulo n as a generator for pseudo-random sequence. In this article function  $x^2 + k$ ;  $k \in \mathbb{N}$ . We are assuming that  $n = p \cdot q$  that also mean  $p < \sqrt{n}$  and  $q < \sqrt{n}$ . Algorithm actually generates sequence of  $x_1 = g(2), x_2 = g(g(2)), \ldots$  in two separated sequences running in same time. One sequence is generated as  $x_1 = g(x_0) \mod n$  and second as  $x_1 = g(g(x_0)) \mod n$ . Since we know that  $p < \sqrt{n}$  the faster sequence is likely to cycle faster then the sequence generated just in in application of a g function. The repetition of the g will be detected with g which will divide g without residue [2].

```
 \begin{array}{l} x \! = \! 2; \; y \! = \! 2; \; d \! = \! 1 \\ \text{while } d \; \text{is } 1 \colon \\ x \! = \! g(x) \\ y \! = \! g(g(y)) \\ d \! = \! \gcd(|x - y| \;, \; n) \\ \text{if } d \! = \! n \colon \\ \text{return } failure \\ \text{else} \colon \\ \text{return } d \end{array}
```

Figure 1: Sequential pseudo-code of algorithm

While implementation in Python is basically just a copy of pseudo-code, in C there is plenty struggle with fix size integer size. Another problem will be with transformation of libraries like GNU MP, that's why the basic focus on sequential solution was on basic mathematical operation. For the basic adding and subtracting there was no bigger effort than just creating basic implementation with carry bits. Much more time was spent on operation like division and modulo.

## 2.1 Division

First idea on how to divide numbers was to use school *Long division* algorithm which proved to be little bit expensive but was behaving in the same manners for every input numbers.

```
\begin{array}{l} Q \,=\, 0 \\ R \,=\, 0 \\ \text{for } i \,=\, n \,-\, 1 \,\, \dots \,\, 0 \,\, \text{do} \\ R \,=\, R \,<<\, 1 \\ R(0) \,=\, N(\,i\,) \\ \text{if } R \,>=\, D \,\, \text{then} \\ R \,=\, R \,-\, D \\ Q(\,i\,) \,=\, 1 \end{array}
```

Figure 2: Long division [1]

Another much faster division was to use *Knuth's division* [3] which took considerably shorter time to compute. Yet there was no luck in implementation. Current version which was considered is from 11vm [4]. But it failed with some badly shifted bits in residuum hence was not used.

#### 2.2 GCD

Since division wasn't fast enough, at least GCD was implemented with shifts and small bit checks. This maybe led to more divergent behaviour in CUDA implementation.

```
inline void gcd(unsigned int * A, unsigned int * B){
    unsigned int t [SIZE];
    unsigned int shift;
    if(zeroNum(B)){
        return;
    if (zeroNum(A)) {
        copyNum(A, B);
        return;
    for (shift = 0; ((A[0] \mid B[0]) \& 1) == 0; ++ shift)
        shiftRightNum(A);
        shiftRightNum(B);
    while ((A[0] \& 1) == 0){
        shiftRightNum(A);
    do{
        while ((B[0] \& 1) = 0){
            shiftRightNum(B);
        if(bigger(A, B) == 1){
            copyNum(t, B);
            copyNum(B, A);
            copyNum(A, t);
        subNum(B, A);
    } while (! zeroNum(B));
    shiftLeftNumBy(A, shift);
}
```

Figure 3: GCD algorithm

#### 2.3 Measurements

To make some basic idea on how fast the algorithm is, there was taken large number composed with big prime numbers  $N = 0x0fd42d4eb2c4b7b1 = 1140586421661513649 = 1067982407 \cdot 1067982407$ . Whole run of sequential implementation shows that there is only 54443 iterations to finish the task.

Figure 4: Command time output on sequential run

CPU which was used was AMD Phenom(tm) II X4 960T Processor.

## 3 CUDA Solution

#### 3.1 First solution with explicit barrier

First idea which was found at https://github.com/dghost/factor-cuda. Implementation prepared at host memory X, Y, C for algorithm which was later on run with multiple kernels and explicitly synchronised after each loop. For the parameters X, Y, C was used random numbers which could let to same sequences. From this

there was easy step to create deterministic X, Y, C just by giving them numbers from 1 until the number of running threads. This actually led to creating kernel which prepared data directly at global memory of device without the need of host CPU. Algorithm work as follow:

```
create R variable which should later on contain result

copy input N to the device memory space

call kernel which create input variables X, Y, C
for each thread in each block

while R is zero:

call kernel which is one iteration of Pollard Rho cycle
copy R from device to host memory space
```

Figure 5: First version of Pollard-Rho on CUDA

Whole approach is based not on dividing the cycle into same size small problems but rather trying different starting positions and hoping some of them reach the result much faster. That would mean the algorithm could be in the worst case as same fast as the implementation in single thread.

#### 3.2 Measurements

For measurement in this case was chose small number:

```
N[0] = 0xb2c4b7b1;

N[1] = 0x0fd42d4e;
```

Number is really small and at most complex situation like power of two, it would take about 5 times 32 bits. That would also rise question of bank conflicts. Yet with using huge number of blocks and threads, this wouldn't need to be a problem. Another change was to force using L1 cache. Since number size is not huge, caching could provide huge speed up.

```
cudaFuncSetCacheConfig(prepareDataKernel, cudaFuncCachePreferL1);
cudaFuncSetCacheConfig(pollardKernel, cudaFuncCachePreferL1);
```

Figure 6: Changing caching policy for both kernels

With that the average time of execution was about 11505.4 [ms]. Graph of all runs do not show any significant speed up in particular number of blocks and number of threads. Only large slow down at blocks size of 10 with 10 threads which is obvious.




Figure 7: Graph of execution time

Some small speed ups were noticed in cases where particular input X, Y, C were given. In that cases algorithm could end much faster because of simple luck of choosing good input. From opposite point of view, some cases were so unlucky with choosing initial values that some small slow downs were noticed as well.

#### 3.2.1 Profiler output

Profiling was done on NVidia GeForce GTX 780 Ti at gpu-02.star.fit.cvut.cz.

Another problem would maybe occur in divergence of threads in warp. Algorithm works with non native mathematical operations which are used for big numbers. With big probability the divergences occur at modulo operation. Because of large usage of while in GCD the operation could also cause a lot of divergences as well. For that profiler testing is provided showing about 50% of runtime is given to waiting.




Figure 8: Inactivity of threads in warp

There are further indication of efficiency. Profiler provided count of instructions which were used:

Cuda Fuctions :

pollardKernel(unsigned int const \*, unsigned int\*, unsigned int\*)

Maximum instruction execution count in assembly: 12478876
Average instruction execution count in assembly: 716726
Instructions executed for the kernel: 1811166793
Thread instructions executed for the kernel: 31660047474
Non-predicated thread instructions executed for the kernel: 29193971935
Warp non-predicated execution efficiency of the kernel: 50,4%
Warp execution efficiency of the kernel: 54,6%

Figure 9: Count of instructions used by kernels

Some other techniques were tried. For example  $\_$ restrict $\_$  was given to data pointers and const was added to N which is untouched in the whole algorithm. Yet the biggest problem of diverging threads in warp wasn't fully solved.

For further detail see pollardKernel\_v1.pdf.

## 3.3 Second solution with independent runners

Another idea was to omit using global memory at all. So the threads would run algorithm from different input values X, Y, C and after some time each one of them would check if the there is some result. If some thread found solution whole algorithm stop.

```
__global__ void pollardKernel(const unsigned int * N, unsigned int * result){
    unsigned int threadID = blockIdx.x * blockDim.x + threadIdx.x;
    unsigned int X[SIZE];
    unsigned int Y[SIZE];
    unsigned int C[SIZE];
    unsigned int G[SIZE];
    unsigned int N_tmp[SIZE];
    unsigned int abs_mxy[SIZE];
    cuda setZero(X);
    X[0] = 0x07;
    cuda setZero(C);
    C[0] = threadID + 1;
    cuda setZero(G);
    G[0] = 0x01;
    \operatorname{cuda}_{\operatorname{copyNum}}(Y, X);
    cuda fxfun(N, Y, C);
    unsigned int check = 0;
    while (cuda_isOne(G)){
         cuda_fxfun(N, X, C);
cuda_fxfun(N, Y, C);
cuda_fxfun(N, Y, C);
         if(cuda bigger(X, Y) == 1){
             cuda\_copyNum(abs\_mxy\,,\ X\,)\,;
             cuda subNum(abs mxy, Y);
         }else{
             cuda_copyNum(abs_mxy, Y);
             cuda subNum(abs mxy, X);
         cuda copyNum(G, abs mxy);
         cuda copyNum(N tmp, N);
         cuda gcd(G, N tmp);
         check ++;
         if ((check % (100) == 0) && !cuda zeroNum(result)){
             return:
    }
    cuda copyNum(result, G);
}
```

Figure 10: Kernel from second version

As you can see, after every 100 iteration thread check if some other thread haven't solve the problem and stop.

#### 3.4 Measurements

For measurement in this case was chose small number:

```
N[0] = 0xb2c4b7b1;

N[1] = 0x0fd42d4e;
```

Again, the policy of preferring L1 was used. There was much less memory access since there is none global memory. Only thing regarding bank conflict could be in accessing result which is actually provided to other threads as broadcast.

Average time of execution was 488627 [ms] which is much higher than in the last case.




Figure 11: Graph of execution time

From this graph we can observe that execution time is much higher.

#### 3.4.1 Profiler output

Profiling was done on NVidia GeForce GTX 780 Ti at gpu-02.star.fit.cvut.cz.

In this case, profiler didn't provide that much date with explanation that it couldn't obtained them. Even after changing initial input value of N the profiler wasn't able to generate some result. But at least the ratio of which instruction were used was given. That actually showed how much diverged the algorithm during the run.




Figure 12: Inactivity of threads in warp

As the chart shows, divergence in this solution is huge making it unusable for any usable results. Much worst case could appear with using bigger numbers.

## 4 Conclusion

Whole CUDA solution is based on pure luck finding some input values which actually converge faster to find some number dividing input N. To make algorithm more deterministic, there is no random function used to

fill input values. If random would be used, some threads could actually by some small probability count the same sequence. But on the other hand, some threads could converge much more faster. CUDA contain library which can provide random numbers curandom have big throughput therefore there is no need to generate random numbers on hots CPU.

In this solutions first CUDA implementation won. To compare for given the same input N the speed up was 5.52 times. But! We have to notice that we picked block size 810 with thread count 110 and this was measured with going form 1 to 1024 for both block and thread count. Therefore for new generic input number N there would be most strategic to get this numbers as big as local SM can serve.

Other much needed improvement would be to work with some kind of GMP library which would contain much better implementation of basic mathematical operations. Since this article is not about creating the fastest way to compute this operations, there is much to be done to improve them. With that there should be some kind of relation with CUDA devices. If the number is big enough to rotate in memory banks, conflicts can occur making whole implementation much slower. Same thing apply to divergence of threads which was so much obvious in this implementation. If the mathematical operations would just work without any ifs and whiles, there should much needed speed up.

#### References

- [1] Wikipedia. Division algorithm. 2017. Available from: https://en.wikipedia.org/wiki/Division\_algorithm
- [2] Wikipedia. Pollard's Rho algorithm. 2017. Available from: https://en.wikipedia.org/wiki/Pollard's\_rho\_algorithm
- [3] Knuth, D. The Art of Computer Programming: Volume 1: Fundamental Algorithms. Pearson Education, 1997, ISBN 9780321635747. Available from: https://books.google.cz/books?id=x9AsAwAAQBAJ
- [4] Community, L. The LLVM Compiler Infrastructure. 2017. Available from: https://github.com/Microsoft/llvm/blob/master/lib/Support/APInt.cpp
- [5] NVidia. cuRAND. 2017. Available from: https://developer.nvidia.com/curand