
DIGITAL SYSTEM DESIGN APPLICATIONS

Experiment 7

CONVOLUTIONCIRCUITS

Berfin Duman

040190108

Contents

1	Structural Multiplier- Unsigned	3
2	Structual Multiplier- Signed	6
2.1	Baugh-Wooley Method	6
2.2	Synthesis and Implementation Part	12
3	Behavioral Multiplier	13
3.1	Synthesis and Implementation Part	15
3.2	Comparison of Multipliers	16
4	Multiply and Accumulate (MAC)	16
4.1	Synthesis and Implementation Part	18
5	2D Convolution	19
5.1	Explanation of 2D Convolution	19
6	Appendix	23
6.1	CLA and Behavioral Adder Modules	23
6.2	References	24

1 Structural Multiplier- Unsigned




Figure 1: Binary Multiplication

Figure 1: Binary Multiplication

$$PP0 = x_0 * A * 2^0$$

$$PP1 = x_1 * A * 2^1$$

$$PP2 = x_2 * A * 2^2$$

$$PP3 = x_3 * A * 2^3$$

$$PP4 = x_4 * A * 2^4$$

$$PP5 = x_5 * A * 2^5$$

$$PP6 = x_6 * A * 2^6$$

$$PP7 = x_7 * A * 2^7$$




Figure 2: Three Adder Stages

Listing 1: mults module

```

1 'timescale 1ns / 1ps
2 module mults(
3     input [7:0] X, A,
4     output [15:0] result

```

```

5   );
6   wire [15:0] PP [7:0];
7   wire number;
8   wire [15:0] sum [6:0];
9   wire [6:0] cout;
10  initial
11  begin
12  end
13  genvar i;
14  generate
15  for (i = 0; i < 8; i = i + 1) begin : PARTIAL_PRODUCTS
16      assign PP[i][15:0] = (X[i] == 1'b1) ? (A << i) :
17          16'b0;
18  end
19  endgenerate
20  // sum of partial product
21  CLA CLA1(PP[0], PP[1], 1'b0, cout[0], sum[0]);
22  CLA CLA2(PP[2], PP[3], 1'b0, cout[1], sum[1]);
23  CLA CLA3(PP[4], PP[5], 1'b0, cout[2], sum[2]);
24  CLA CLA4(PP[6], PP[7], 1'b0, cout[3], sum[3]);
25  // sum of result of partial product
26  CLA CLA5(sum[0], sum[1], 1'b0, cout[4], sum[4]);
27  CLA CLA6(sum[2], sum[3], 1'b0, cout[5], sum[5]);
28  CLA CLA7(sum[4], sum[5], 1'b0, cout[6], sum[6]);
29  assign result = sum[6];
30 endmodule

```

I used same testbench for behavioral or structural multiplier.

Listing 2: mults_tb.v

```

1  `timescale 1ns / 1ps
2
3  module mults_tb();
4      reg [7:0] A;
5      reg [7:0] X;
6      wire [15:0] result;
7      integer i;
8
9      reg [7:0] A_s [7:0];
10     reg [7:0] X_s [7:0];
11     reg [15:0] true_ans [7:0];
12
13     initial
14     begin
15         A_s[0]=0;   X_s[0]=0;   true_ans[0]=0;

```

```

16      A_s[1]=8;   X_s[1]=14; true_ans[1]=112;
17      A_s[2]=13; X_s[2]=6;  true_ans[2]=78;
18      A_s[3]=2;   X_s[3]=11; true_ans[3]=22;
19      A_s[4]=36;  X_s[4]=82; true_ans[4]=2952;
20      A_s[5]=4;   X_s[5]=75; true_ans[5]=300;
21      A_s[6]=121; X_s[6]=139; true_ans[6]=16819;
22      A_s[7]=194; X_s[7]=237; true_ans[7]=45978;
23  end
24      /*
25  multb UUT
26  (
27      .A(A),
28      .B(X),
29      .result(result)
30  );
31  */
32  mults UUT
33  //mults_signed UUT
34  (
35      .A(A),
36      .X(X),
37      .result(result)
38  );
39
40  initial
41  begin
42      for (i = 0; i < 8; i = i + 1) begin
43
44          A = A_s[i];
45          X = X_s[i];
46          #15;
47          $write("A * X = %d * %d => Result = %d, True
48              Result= %d \n", A, X, result, true_ans[i] );
49          if(result == true_ans[i])
50              $display("TRUE");
51          else
52              $display("FALSE");
53
54      end
55      $finish;
56  end
57  endmodule

```




Figure 3: Binary Multiplication Simulation Result

```

A * X = 0 * 0 => Result = 0, True Result= 0
TRUE
A * X = 8 * 14 => Result = 112, True Result= 112
TRUE
A * X = 13 * 6 => Result = 78, True Result= 78
TRUE
A * X = 2 * 11 => Result = 22, True Result= 22
TRUE
A * X = 36 * 82 => Result = 2952, True Result= 2952
TRUE
A * X = 4 * 75 => Result = 300, True Result= 300
TRUE
A * X = 121 * 139 => Result = 16819, True Result= 16819
TRUE
A * X = 194 * 237 => Result = 45978, True Result= 45978
TRUE
$finish called at time : 120 ns : File

```

2 Structual Multiplier- Signed

2.1 Baugh-Wooley Method

One notable multiplication technique is the Baugh-Wooley method, designed for the multiplication of both positive and negative numbers. In this approach, the multiplication is executed by considering all the significant bits in the partial products, excluding the last partial product. In the final partial multiplication, only the most significant bit is considered. The illustration below depicts this procedure using a specific example, where each box represents a multiplication operation. The blue segments denote identical products, while the black segments represent the complemented products. The resulting numbers are then summed, proceeding from the most significant bit to the least significant bit.

$$A = -a_{n-1}2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i \quad (1)$$

$$B = -b_{n-1}2^{n-1} + \sum_{i=0}^{n-2} b_i 2^i \quad (2)$$

Figure 4: Baugh Walley Method-1

The product, $P = A \times B$, is then given by the following equation:

$$\begin{aligned} P &= A \times B \\ &= \left(-a_{n-1}2^{n-1} + \sum_{i=0}^{n-2} a_i 2^i \right) \times \left(-b_{n-1}2^{n-1} + \sum_{j=0}^{n-2} b_j 2^j \right) \\ &= a_{n-1}b_{n-1}2^{2n-2} + \sum_{i=0}^{n-2} \sum_{j=0}^{n-2} a_i b_j 2^{i+j} \\ &\quad - 2^{n-1} \sum_{i=0}^{n-2} a_i b_{n-1} 2^i - 2^{n-1} \sum_{j=0}^{n-2} a_{n-1} b_j 2^j \end{aligned}$$

Figure 5: Baugh Walley Method-2

As we are performing the addition of two 8-bit numbers, it necessitates the computation of 8 partial products, leading to the requirement of utilizing 7 distinct Carry Look-Ahead (CLA) units. Specifically, 4 CLAs are employed for the summation of the partial products, 2 for combining the results of the initial 4 CLAs, and a final CLA for consolidating the last 2 sums. However, due to the application of the Baugh-Wooley method, an additional stage is introduced to accommodate the final number addition. Consequently, a total of 4 stages and 8 CLAs are essential for the overall operation.

$$\begin{array}{ccccccccc} & & & & \overline{a_4 x_0} & a_3 x_0 & a_2 x_0 & a_1 x_0 & a_0 x_0 \\ & & & & \overline{a_4 x_1} & a_3 x_1 & a_2 x_1 & a_1 x_1 & a_0 x_1 \\ & & & & \overline{a_4 x_2} & a_3 x_2 & a_2 x_2 & a_1 x_2 & a_0 x_2 \\ & & & & \overline{a_4 x_3} & a_3 x_3 & a_2 x_3 & a_1 x_3 & a_0 x_3 \\ & & & & a_4 x_4 & \overline{a_3 x_4} & \overline{a_2 x_4} & \overline{a_1 x_4} & \overline{a_0 x_4} \\ \hline 1 & & & & 1 & & & & & \\ \hline p_9 & p_8 & p_7 & p_6 & p_5 & p_4 & p_3 & p_2 & p_1 & p_0 \end{array}$$

Figure 6: Baugh-Wooley Method for 4x4 Multiplier




Figure 7: Block Diagram of Baugh-Wooley for 4x4 Multiplier

Listing 3: multisigned module

```

1 `timescale 1ns / 1ps
2
3 module mults_signed(
4     input [7:0] X, A,
5     output [15:0] result);
6     wire [7:0] PP [7:0];
7     wire [15:0] PP_2 [7:0];
8     wire [7:0] PP_1 [7:0];
9     wire [15:0] sum [7:0];
10    wire cout [7:0];
11    genvar i;
12    generate
13        for (i = 0; i < 8; i = i + 1)
14            begin : PP_start
15                assign PP[i][7:0] = X[i] & A[i];
16
17            end
18        endgenerate
19        genvar j,k;
20        generate
21            for (j = 0; j < 8; j = j + 1)
22                begin : PP_f1
23                    for (k = 0; k < 8; k = k + 1)
24                        begin
25                            if (j!=7)
26                                begin
27                                    if (k!=7)
28                                        begin

```



```

29         assign PP_1[j][k] = PP[j][k];
30     end
31     else
32     begin
33         assign PP_1[j][k] = ~PP[j][k];
34     end
35     end
36     else
37     begin
38         if (k!=7)
39         begin
40             assign PP_1[j][k] = ~PP[j][k];
41         end
42         else
43         begin
44             assign PP_1[j][k] = PP[j][k];
45         end
46     end
47     end
48 end
49 endgenerate
50
51 genvar t;
52 generate
53 for (t = 0; t < 8; t = t + 1)
54 begin
55     assign PP_2[t][15:0] = PP_1[t]<<t;
56 end
57 endgenerate
58
59
60 CLA CLA1(PP_2[0][15:0], PP_2[1][15:0], 1'b0, cout[0],
        sum[0][15:0]);
61 CLA CLA2(PP_2[2][15:0], PP_2[3][15:0], 1'b0, cout[1],
        sum[1][15:0]);
62 CLA CLA3(PP_2[4][15:0], PP_2[5][15:0], 1'b0, cout[2],
        sum[2][15:0]);
63 CLA CLA4(PP_2[6][15:0], PP_2[7][15:0], 1'b0, cout[3],
        sum[3][15:0]);
64 CLA CLA5(sum[0][15:0], sum[1][15:0], 1'b0, cout[4],
        sum[4][15:0]);
65 CLA CLA6(sum[2][15:0], sum[3][15:0], 1'b0, cout[5],
        sum[5][15:0]);
66 CLA CLA7(sum[4][15:0], sum[5][15:0], 1'b0, cout[6],
        sum[6][15:0]);

```

```

67     CLA CLA8(sum[6][15:0], 16'b100000001000000000, 0, cout[7],
        sum[7][15:0]);
68     assign result[15:0] = sum[7][15:0];
69
70 endmodule

```

Listing 4: *mults_tb.v*

```

1  `timescale 1ns / 1ps
2
3  module mults_tb();
4      reg [7:0] A;
5      reg [7:0] X;
6      wire [15:0] result;
7      integer i;
8
9      reg [7:0] A_s [7:0];
10     reg [7:0] X_s [7:0];
11     reg [15:0] true_ans [7:0];
12
13     initial
14     begin
15         A_s[0]=0;   X_s[0]=0; true_ans[0]=0;
16         A_s[1]=8;   X_s[1]=14; true_ans[1]=112;
17         A_s[2]=13;  X_s[2]=6; true_ans[2]=78;
18         A_s[3]=2;   X_s[3]=11; true_ans[3]=22;
19         A_s[4]=36;  X_s[4]=82; true_ans[4]=2952;
20         A_s[5]=4;   X_s[5]=75; true_ans[5]=300;
21         A_s[6]=121; X_s[6]=139; true_ans[6]=16819;
22         A_s[7]=194; X_s[7]=237; true_ans[7]=45978;
23     end
24
25     mults UUT
26     //mults_signed UUT
27     (
28         .A(A),
29         .X(X),
30         .result(result)
31     );
32
33     initial
34     begin
35         for (i = 0; i < 8; i = i + 1) begin
36
37             A = A_s[i];
38             X = X_s[i];

```

```

39         #15;
40         $write("A * X = %d * %d => Result = %d, True
           Result= %d \n", A, X, result,true_ans[i] );
41         if(result == true_ans[i])
42             $display("TRUE");
43         else
44             $display("FALSE");
45
46
47     end
48     $finish;
49 end
50 endmodule

```

Time resolution is 1 ps

```

A * X =    0 *   -1 => Result =      0, True Result=      0
TRUE
A * X =  -13 *    6 => Result =   -78, True Result=   -78
TRUE
A * X =  -40 *   -9 => Result =   360, True Result=   360
TRUE
A * X =   12 *  -12 => Result =  -144, True Result=  -144
TRUE
A * X =   47 *   68 => Result =  3196, True Result=  3196
TRUE
A * X =  -31 *  -47 => Result =  1457, True Result=  1457
TRUE
A * X =   86 *  -19 => Result = -1634, True Result= -1634
TRUE
A * X =  -48 *   18 => Result =  -864, True Result=  -864
TRUE
$finish called at time : 120 ns : File

```




Figure 8: Multiple Signed Module Simulation Results




Figure 9: Multiple Signed Module Rtl Schematic

2.2 Synthesis and Implementation Part




Figure 10: Multiple Signed Module Technology Schematic

Summary

Resource	Utilization	Available	Utilization %
LUT	91	63400	0.14
IO	32	210	15.24




Figure 11: Multiple Signed Module Utilization Report

Combinational Delays					
From Port	To Port	M a	Max Process Corner	Min Delay	Min Process Corner
A[4]	result[11]	14.374	SLOW	3.396	FAST
X[5]	result[15]	14.372	SLOW	3.010	FAST
X[5]	result[14]	14.345	SLOW	2.830	FAST
X[4]	result[15]	14.328	SLOW	3.118	FAST
X[0]	result[14]	14.322	SLOW	3.421	FAST
X[1]	result[14]	14.314	SLOW	3.128	FAST
A[5]	result[14]	14.308	SLOW	2.918	FAST
X[4]	result[14]	14.300	SLOW	2.939	FAST
A[4]	result[12]	14.252	SLOW	3.341	FAST
A[5]	result[13]	14.244	SLOW	3.214	FAST
A[2]	result[11]	14.228	SLOW	3.590	FAST
X[6]	result[15]	14.217	SLOW	3.000	FAST
X[5]	result[13]	14.204	SLOW	3.126	FAST
X[6]	result[14]	14.189	SLOW	2.820	FAST
X[3]	result[15]	14.179	SLOW	3.224	FAST
X[4]	result[13]	14.159	SLOW	3.234	FAST
A[0]	result[11]	14.117	SLOW	3.418	FAST
A[2]	result[12]	14.109	SLOW	3.535	FAST
X[6]	result[13]	14.048	SLOW	3.119	FAST
X[3]	result[14]	14.010	SLOW	2.951	FAST
A[1]	result[11]	14.007	SLOW	3.505	FAST
A[0]	result[12]	13.996	SLOW	3.363	FAST
X[7]	result[15]	13.958	SLOW	2.654	FAST

Figure 12: Multiple Signed Module Timing Summary

3 Behavioral Multiplier

Listing 5: $\text{mults}_t b.v$

```

1 'timescale 1ns / 1ps
2 module multb(
3   input signed [7:0] A,
4   input signed [7:0] B,
5   output reg signed [15:0] result
6 );
7 always @(*)
8 begin
9     result <= A * B ;
10 end
11 endmodule

```




Figure 13: Caption

Using the same bench as the previous signed multiplier, I obtained identical, correct results.

```

A * X =    0 *   -1 => Result =      0, True Result=      0
TRUE
A * X =  -13 *    6 => Result =   -78, True Result=   -78
TRUE
A * X =  -40 *   -9 => Result =   360, True Result=   360
TRUE
A * X =   12 *  -12 => Result =  -144, True Result=  -144
TRUE
A * X =   47 *   68 => Result =  3196, True Result=  3196
TRUE
A * X =  -31 *  -47 => Result =  1457, True Result=  1457
TRUE
A * X =   86 *  -19 => Result = -1634, True Result= -1634
TRUE
A * X =  -48 *   18 => Result =  -864, True Result=  -864
TRUE

```




Figure 14: Behavioral Multiple Signed Module Rtl Schematic

3.1 Synthesis and Implementation Part




Figure 15: Behavioral Multiple Signed Module Technology Schematic




Figure 16: Behavioral Multiple Signed Module Utilization Report

Combinational Delays					
From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
B[2]	result[15]	12.966	SLOW	3.204	FAST
B[2]	result[14]	12.926	SLOW	3.192	FAST
B[2]	result[12]	12.902	SLOW	3.153	FAST
A[1]	result[15]	12.799	SLOW	3.403	FAST
A[1]	result[14]	12.759	SLOW	3.391	FAST
A[1]	result[12]	12.736	SLOW	3.329	FAST
B[2]	result[13]	12.698	SLOW	3.109	FAST
A[4]	result[15]	12.668	SLOW	3.271	FAST
B[2]	result[11]	12.647	SLOW	3.082	FAST
A[4]	result[14]	12.628	SLOW	3.186	FAST
A[2]	result[15]	12.612	SLOW	3.331	FAST
A[4]	result[12]	12.605	SLOW	3.166	FAST
A[2]	result[14]	12.572	SLOW	3.292	FAST
A[2]	result[12]	12.549	SLOW	3.276	FAST
B[2]	result[10]	12.541	SLOW	3.032	FAST
A[1]	result[13]	12.532	SLOW	3.309	FAST
A[3]	result[15]	12.493	SLOW	3.323	FAST
A[1]	result[11]	12.480	SLOW	3.270	FAST
B[4]	result[15]	12.476	SLOW	3.140	FAST
B[2]	result[9]	12.468	SLOW	3.065	FAST
A[3]	result[14]	12.453	SLOW	3.240	FAST
B[4]	result[14]	12.436	SLOW	3.093	FAST
A[3]	result[12]	12.429	SLOW	3.267	FAST

Figure 17: Behavioral Multiple Signed Module Timing Summary

3.2 Comparison of Multipliers

The behavioral design employs 61 LUTs for its operation, while the structural design uses 91 LUTs. Hence, the number of LUTs in behavioral design is less than that of the structural design. Additionally, for timing comparison, the maximum delay observed in structural design is 14.374 ns, while in behavioral design, it is 12.966 ns. Thus, the behavioral design has smaller delays than the structural design.

4 Multiply and Accumulate (MAC)

Listing 6: MAC.v

```

1 module MAC(
2   input clk, rst,
3   input signed [23:0] data, weight,
4   output reg signed [19:0] result);
5   wire signed [15:0] product [2:0];
6   wire signed [15:0] sum[1:0];
7   reg signed [19:0] result_temp;
8   multb multb1(.A(data[7:0]), .B(weight[7:0]),
9     .result(product[0]));
10  multb multb2(.A(data[15:8]), .B(weight[15:8]),
11    .result(product[1]));
12  multb multb3(.A(data[23:16]), .B(weight[23:16]),
13    .result(product[2]));
14  adderb adderb1(.A(product[0]), .B(product[1]), .result(sum[0]));

```



```

12 adderb adderb2(.A(product[2]),.B(sum[0]),.result(sum[1]));
13
14 reg [1:0] count;
15 always @(posedge clk or posedge rst )
16     if (rst) begin
17         result_temp <= 20'd0;
18         result <= 20'd0;
19         count <= 2'b00;
20     end
21
22     else begin
23         result_temp <= result_temp + sum[1];
24         count <= count + 1;
25         if (count == 2'b10) begin
26             result <= result_temp + sum[1];
27             result_temp <= 20'd0;
28             count <= 2'b00;
29         end
30     end
31 endmodule

```

Listing 7: MAC_tb.v

```

1 `timescale 1ns / 1ps
2 module mac_tb();
3 reg clk, rst;
4 reg signed [23:0] data,weight;
5 wire signed [19:0] result;
6 MAC uut(.clk(clk), .rst(rst), .data(data), .weight(weight),
7         .result(result));
8 initial
9 begin
10     rst = 1; #1
11     clk=0;
12     rst=0;
13     data = 24'b00000000_0000100_00000000; // 0 4 0
14     weight = 24'b11111111_11111111_11111111;
15     #9
16     data = 24'b00000001_00001001_00000000; // 1 9 0
17     weight = 24'b11111111_00001000_11111111;
18     #9
19     data = 24'b00000001_00000000_00001000; // 108
20     weight = 24'b11111111_11111111_11111111;
21     #20;
22     $finish;
23 end

```

```

23 always
24 begin
25     clk <= ~clk;
26     #5;
27 end
28 endmodule

```

Maximum delay is in the setup delays and its 16.094 ns. Using this information and knowledge of $T = 1/f$, maximum achievable clock frequency is 62.13Mhz.




Figure 18: Multiply and Accumulate (MAC) Module Rtl Schematic

4.1 Synthesis and Implementation Part




Figure 19: Multiply and Accumulate (MAC) Module Technolgy Schematic




Figure 20: Multiply and Accumulate (MAC) Module Utilization Report

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination
Path 1	∞	17	11	19	data[3]	result_temp_reg[18]/D	16.094	6.471	9.623	∞	input port clock	
Path 2	∞	17	11	19	data[3]	result_temp_reg[16]/D	15.971	6.441	9.530	∞	input port clock	
Path 3	∞	17	11	19	data[3]	result_temp_reg[19]/D	15.911	6.580	9.331	∞	input port clock	
Path 4	∞	17	11	19	data[3]	result_temp_reg[17]/D	15.834	6.583	9.252	∞	input port clock	
Path 5	∞	16	10	19	data[3]	result_temp_reg[15]/D	15.527	6.373	9.154	∞	input port clock	
Path 6	∞	16	10	19	data[3]	result_temp_reg[12]/D	15.515	6.005	9.510	∞	input port clock	
Path 7	∞	16	10	19	data[3]	result_temp_reg[13]/D	15.379	6.147	9.232	∞	input port clock	
Path 8	∞	16	10	19	data[3]	result_temp_reg[14]/D	15.271	6.275	8.997	∞	input port clock	
Path 9	∞	15	9	19	data[3]	result_temp_reg[11]/D	15.004	5.692	9.312	∞	input port clock	
Path 10	∞	16	11	19	data[3]	result_reg[17]/D	14.923	6.251	8.673	∞	input port clock	

Figure 21: Multiply and Accumulate (MAC) Module Timing Report: Setup

Unconstrained Paths - NONE - NONE - Hold

Name	Slack	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 11	∞	3	2	2	result_temp_reg[18]/C	result_reg[19]/D	0.313	0.250	0.063	-∞	
Path 12	∞	3	2	2	result_temp_reg[14]/C	result_reg[14]/D	0.316	0.251	0.065	-∞	
Path 13	∞	3	2	2	result_temp_reg[2]/C	result_reg[2]/D	0.316	0.251	0.065	-∞	
Path 14	∞	3	2	2	result_temp_reg[6]/C	result_reg[6]/D	0.316	0.251	0.065	-∞	
Path 15	∞	3	2	2	result_temp_reg[18]/C	result_reg[18]/D	0.316	0.251	0.065	-∞	
Path 16	∞	3	2	2	result_temp_reg[14]/C	result_reg[15]/D	0.352	0.287	0.065	-∞	
Path 17	∞	3	2	2	result_temp_reg[2]/C	result_reg[3]/D	0.352	0.287	0.065	-∞	
Path 18	∞	3	2	2	result_temp_reg[6]/C	result_reg[7]/D	0.352	0.287	0.065	-∞	
Path 19	∞	3	2	2	result_temp_reg[0]/C	result_reg[0]/D	0.354	0.256	0.098	-∞	
Path 20	∞	3	2	2	result_temp_reg[12]/C	result_reg[12]/D	0.354	0.256	0.098	-∞	

Figure 22: Multiply and Accumulate (MAC) Module Timing Report: Hold

5 2D Convolution

5.1 Explanation of 2D Convolution

Generally, 1D convolution is used in speech processing, 2D convolution is in image processing, and 3D convolution is commonly used in video processing. 2D convolution can be used to define images' edges or remove noise. The 2D convolution process is done as follows: The first element of the kernel matrix is placed in the first element of the image matrix. In other words, each element of the kernel matrix rests on an element on the image matrix. Next, each element of the kernel matrix is multiplied by its corresponding (i.e. overlapping) element in the image matrix. The values obtained as a result of the multiplications are

collected and placed in the same location, which is the center of the kernel, in the image matrix in the output matrix.




Figure 23: Explanation of 2D Convolution

Listing 8: conv.v

```

1 module conv(
2   input clk, rst,
3   input signed [23:0] data,
4   input signed [23:0] weight,
5   output signed [19:0] result
6 );
7 MAC mac1 (.clk(clk), .rst(rst), .data(data), .weight(weight),
8   .result(result));
9 endmodule

```

Listing 9: conv_tb.v

```

1 `timescale 1ns / 1ps
2 `timescale 1ns / 1ps
3
4 module conv_tb();
5   reg clk, rst;
6   reg signed [23:0]
7     data1,data2,data3,data4,data5,data6,data7,data8,data9 ;
8   reg signed [23:0] weight ;
9   reg signed [23:0] weight1 ;
10  reg signed [23:0] weight2 ;
11  reg signed [23:0] weight3 ;
12  wire signed [19:0]
13    result_1,result_2,result_3,result_4,result_5,result_6,result_7,result_8,result_9;

```

```

12 conv uut1(.clk(clk), .rst(rst), .data(data1),.weight(weight),
    .result(result_1));
13 conv uut2 (.clk(clk), .rst(rst), .data(data2),.weight(weight),
    .result(result_2));
14 conv uut3 (.clk(clk), .rst(rst), .data(data3),
    .weight(weight), .result(result_3));
15
16 conv uut4(.clk(clk), .rst(rst), .data(data4),.weight(weight),
    .result(result_4));
17 conv uut5 (.clk(clk), .rst(rst), .data(data5),.weight(weight),
    .result(result_5));
18 conv uut6 (.clk(clk), .rst(rst), .data(data6),
    .weight(weight), .result(result_6));
19
20
21 conv uut7(.clk(clk), .rst(rst), .data(data7),.weight(weight),
    .result(result_7));
22 conv uut8 (.clk(clk), .rst(rst), .data(data8),.weight(weight),
    .result(result_8));
23 conv uut9 (.clk(clk), .rst(rst), .data(data9),
    .weight(weight), .result(result_9));
24 initial
25 begin
26     clk=0;
27     rst = 1;  #1
28     clk = 0;
29     rst=0;
30     weight1 = 24'b11111111_11111111_11111111;
31     weight2 = 24'b11111111_00001000_11111111;
32     weight3 = 24'b11111111_11111111_11111111;
33
34     data1=24'b10000000_10000000_10000000;
35     data2=24'b10000000_10000000_10000000;
36     data3=24'b10000000_10000000_10000000;
37     data4=24'b11111111_11111111_10000000;
38     data5=24'b11111111_10000000_11111111;
39     data6=24'b10000000_11111111_11111111;
40     data7=24'b11111111_11111111_10000000;
41     data8=24'b11111111_10000000_11111111;
42     data9=24'b10000000_11111111_11111111;
43     weight= weight1; #10;
44
45
46     data1=24'b11111111_11111111_10000000;
47     data2=24'b11111111_10000000_11111111;

```

```

48     data3=24'b10000000_11111111_11111111;
49     data4=24'b11111111_11111111_10000000;
50     data5=24'b11111111_10000000_11111111;
51     data6=24'b10000000_11111111_11111111;
52     data7=24'b11111111_11111111_10000000;
53     data8=24'b11111111_10000000_11111111;
54     data9=24'b10000000_11111111_11111111;
55     weight= weight2; #10;
56
57     data1=24'b11111111_11111111_10000000;
58     data2=24'b11111111_10000000_11111111;
59     data3=24'b10000000_11111111_11111111;
60     data4=24'b11111111_11111111_10000000;
61     data5=24'b11111111_10000000_11111111;
62     data6=24'b10000000_11111111_11111111;
63     data7=24'b11111111_11111111_10000000;
64     data8=24'b11111111_10000000_11111111;
65     data9=24'b10000000_11111111_11111111;
66     weight= weight3; #10;
67     $write("Results \n%d %d %d \n%d %d %d \n%d %d %d
68           ",result_1,result_2,result_3,result_4,result_5,
69           #20;
70     $finish;
71
72 end
73 always
74 begin
75     clk<=~clk;
76     #5;
77 end
78 endmodule

```




Figure 24: Conv Module Simulation Result

Results

635 -508 635

```

381      -762      381
381      -762      381
$finish called at time : 51 ns : File

```

Compared to the given matlab codes, MATLAB result and my code's output are same. So, the design is implemented correctly.

6 Appendix

6.1 CLA and Behavioral Adder Modules

Listing 10: conv_tb.v

```

1  module CLA (
2
3  input  [15:0] X,
4  input  [15:0] Y,
5  input   C_i,
6  output C_o,
7  output [15:0] S
8  );
9  wire [15:0] g_wires;
10 wire [15:0] p_wires;
11 wire [16:0] c_wires;
12
13 assign c_wires[0] = C_i;
14 assign C_o = c_wires[16];
15
16 genvar j;
17 generate
18   for (j = 0; j < 16; j = j + 1) begin : GandP_loop
19       assign g_wires[j] = X[j] & Y[j];
20       assign p_wires[j] = X[j] ^ Y[j];
21       assign S[j] = p_wires[j] ^ c_wires[j];
22       assign c_wires[j + 1] = g_wires[j] | (p_wires[j] &
23           c_wires[j]);
24   end
25 endgenerate
26 endmodule
27
28
29 module multb(
30 input signed [7:0] A,
31 input signed [7:0] B,

```

```
32 output reg signed [15:0] result
33 );
34 always @(*)
35 begin
36     result <= A * B ;
37 end
38 endmodule
```

6.2 References

References

- [1] Ramaiyan, Abinaya; Dnvsls, Indira; Lanka, Dhanalakshmi. *Acoustic based Scene Event Identification Using Deep Learning CNN. Turkish Journal of Computer and Mathematics Education (TURCOMAT)*, 12, 1398-1405 (May 2021).