DIGITAL SYSTEM DESIGN APPLICATIONS

Experiment 4

ARITHMETIC CIRCUITS

Berfin Duman 040190108

Contents

1	\mathbf{AR}	ITHMETIC CIRCUITS	3
	1.1	Half Adder	3
	1.2	Full Adder	6
	1.3	Ripple Carry Adder	9
		1.3.1 First Case	9
		1.3.2 Parameter Based Rippled Carry Adder	14
		1.3.3 Comments For Results	20
	1.4	Case 2: Parameter Size=8	20
	1.5	Carry Lookahead Adder	24
		1.5.1 Comments For Results	29
	1.6	Adder-Subtractor Circuit with Overflow detection	29
		1.6.1 Comments For Results	34

1 ARITHMETIC CIRCUITS

1.1 Half Adder

As expected, i created HA module in arithmetic_circuits.v file This module takes 1-bit inputs x and y ant 1-bit outputs cout, which means carry out, and 1-bit sum, which means sum. I complete this HA module provides the truth table (?) using dont_touch constraint.

And then for testing, i wrote a testbench using for loop to simplify it. I ran behaviorla simulation and took rtl analysis and schematic to make sure module was written correctly. To simplicity, i wroted results of test on tcl console and i added it on this report .And after ensure correctness, i contine synthesize and made implementation steps.

X	Y	Со	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

Table 1: Half Adder Truth Table and block representation

Listing 1: arithmetic_circutis.v -Ha module

```
'timescale 1ns / 1ps
module HA(input X, Y, output C_o,S);

(* dont_touch="true" *) wire x_wires=X;

(* dont_touch="true" *) wire y_wires=Y;

(* dont_touch="true" *) wire Co_wires=C_o;

(* dont_touch="true" *) wire S_wires=S;

assign S=X^Y;

assign C_o=X&Y;
endmodule
```

Listing 2: ha_tb.v testbench module

```
'timescale 1ns / 1ps
  module HA_tb();
    reg X,Y;
    wire C_o,S;
    parameter wait_time = 50;
    integer i;
    reg [1:0] correct_results [0:3];
    initial begin
      correct_results[0] = 00; correct_results[1] = 01;
         correct_results[2] = 01 ;correct_results[3] = 10;
    end
    HA UUT(.X(X),.Y(Y),.C_o(C_o),.S(S));
    initial
12
    begin
      for(i=0;i<4;i=i+1)</pre>
14
      begin
        \{X,Y\} = i;
        #(wait_time);
17
        write("{X,Y}=%d%d => {C_o,S} = %d%d -- ",X,Y,C_o,S);
        if({C_o,S} == correct_results[i])
19
          $display("TRUE");
20
      else
          $display("FALSE");
      end
      $finish();
24
    end
  endmodule
```



Figure 1: Results of simulation of HA module




Figure 2: Rtl schematics of HA module




Figure 3: Technology schematics of HA module




Figure 4: Utilization report of HA module



Figure 5: Combinational delay of HA module

Review HA module and results of rtl schematic, I saw that this module included two gates, "AND", and "XOR" gates, as I expected that results. And these gates was expressed as two inputs LUTs tables. And then, I came implementation part and i took utilization

report, technology schematic was verification by this report, we used two luts and 4 i/o parts as i expected. And then i took combinational delays and added on report.

1.2 Full Adder

A full adder is a combinational digital circuit that performs binary addition. It takes in three binary inputs: A, B, and an input carry (Cin), and produces two outputs: a sum (S) and an output carry (Cout). The full adder is a building block in digital circuit design and is commonly used in the construction of more complex arithmetic circuits.

As requested, I realized FA module using HA module and OR gate, which i wrote before. For simplicity coding, i drew hand FA circuit before and then i wrote verilog code. And as always, i wrote testbench code for all 3 inputs (A,B and Carry in), and simulate it.

Listing 3: arithmetic_circutis.v -FA module

```
module FA( input X, Y, C_i, output C_o, S);

(* dont_touch="true" *) wire x_wires=X;

(* dont_touch="true" *) wire y_wires=Y;

(* dont_touch="true" *) wire Ci_wires=C_i;

(* dont_touch="true" *) wire Co_wires=C_o;

(* dont_touch="true" *) wire S_wires=S;

(* dont_touch="true" *) wire [2:0] wires;

HA h_ad1(.X(X), .Y(Y), .C_o(wires[1]), .S(wires[0]));

HA h_ad2(.X(wires[0]), .Y(C_i), .C_o(wires[2]), .S(S));

or or1(C_o, wires[1], wires[2]);
endmodule
```




Figure 6: Hand drawn circuits of FA module

Listing 4: FA_tb.v testbench module

```
'timescale 1ns / 1ps
 module FA_tb();
   // ---- Inputs & Outputs
   reg X,Y,C_i;
   wire C_o,S;
   // ---- Testbench Parameters ---- //
   parameter wait_time = 50;
   integer i;
   reg [2:0] correct_results [0:7];
   initial begin
     correct_results[0] = 00; correct_results[1] = 10;
12
        correct_results[2] = 10 ; correct_results[3] = 01;
     correct_results[4] = 10; correct_results[5] = 01;
        correct_results[6] = 01 ;correct_results[7] = 11;
   end
15
   FA UUT(.X(X),.Y(Y),.C_i(C_i),.C_o(C_o),.S(S));
   // ----- Test Procedure ----- //
   initial
   begin
     for (i = 0; i < 8; i = i + 1)</pre>
     begin
22
       {X,Y,C_i} = i;
       #(wait_time);
       \ write("{X,Y,C_i}=%d%d%d => {S,C_o} = %d%d --
          ",X,Y,C_i,S,C_o);
       if({S,C_o} == correct_results[i])
         $display("TRUE");
       else
         $display("FALSE");
     end
30
     $finish();
   end
 endmodule
```




Figure 7: Results of simulation of FA module

Listing 5: TCL Results of Testbench Code

This rtl schematic was consistent with hand drawn circuit, and results of simulation and tcl output was as expected too. So, i thought i was on the right track and i was continue synthesize part.




Figure 8: Rtl schematics of FA module

Technology schematic was as expected, I use 2 HA module, which module had 2 gates and these gates represented 2 LUT2 tables as we saw before, so 4 Lut2 tables came to 2 HA Modules, and for carry out bit we use OR gates so, expected a LUT2 tables for this gate, finally I totally expected 5 LUT2 tables, which this schematic was consistent with my expectations.




Figure 9: Technology schematics of FA module




Figure 10: Utilization report of FA module




Figure 11: Combinational delay of FA module

Everything saw correct, and i continue implementation part, i created 2 report, utilization and combinational delay. Utilization report was consistent with technology schematic 3 input (X, Y, Cin) and 2 output (Cout, Sum), and 5 LUTS. And when I looked combinational delay report, I saw max delay was 7.930 from X to C₋o.

1.3 Ripple Carry Adder

1.3.1 First Case

Ripple carry adder (RCA) is used to add two or more multi-bit numbers. Its main purpose is to add numbers digit by digit and transmit the carry bit from one digit to another. For realize RCA, I wrote RCA module in arithemetics_circuits.vf file. This module realizes summing binary four-bit, for this this module has 2 4-bit inputs as X and Y, 1-bir carry input as ci, and 1-bit output as Carry out and finally 4-bir output as sum. I wrote this module as requested in report using 4 FA circuits and I used dont_touch constrain for prevent wire optimization. Then follow up as always i wrote testbench,(I wrote a test on 5 different X and Y inputs) i simulate module, i organized constrain file looking at inputs and outputs of RCA module. Then i followed synthesize and implementation part modules respectively, and analysized this outputs

Listing 6: arithmetic_circutis.v -RCA module

```
module RCA( input C_i,[3:0] X, [3:0] Y, output C_o, [3:0]
S);

(* dont_touch="true" *) wire x_wires=X;
(* dont_touch="true" *) wire y_wires=Y;
(* dont_touch="true" *) wire Ci_wires=C_i;
```

```
(* dont_touch="true" *) wire Co_wires=C_o;
(* dont_touch="true" *) wire S_wires=S;
(* dont_touch="true" *) wire [2:0] wires;
FA fa1(X[0],Y[0],C_i,wires[0], S[0]);
FA fa2(X[1],Y[1],wires[0],wires[1], S[1]);
FA fa3(X[2],Y[2],wires[1],wires[2], S[2]);
FA fa4(X[3],Y[3],wires[2],C_o, S[3]);

// assign C_o = wires[0] & wires[2];
endmodule
```

Listing 7: RCA_tb.v testbench module

```
'timescale 1ns / 1ps
 module RCA_tb();
    // ---- Inputs & Outputs
   reg [3:0] X,Y;
    reg C_i;
    wire C_o;
   wire [3:0] S;
   // ---- Testbench Parameters ---- //
11
   parameter wait_time = 50;
   integer i;
13
   reg [3:0] A_numbers[0:4];
   reg [3:0] B_numbers[0:4];
   reg [3:0] correct_results[0:4];
16
    reg [4:0] C= 5'd0;
    reg[0:4] C_out= 5'b11100;
18
    initial begin
          A_numbers[0] = 4'hD;
20
          A_numbers[1] = 4'hE;
          A_numbers[2] = 4'hB;
22
          A_numbers[3] = 4'h7;
          A_numbers[4] = 4'h5;
          B_numbers[0] = 4'h6;
          B_{numbers}[1] = 4'hA;
          B_numbers[2] = 4'hE;
27
          B_numbers[3] = 4'h8;
          B_numbers[4] = 4'hA;
          correct_results[0] = 4'h3;
30
          correct_results[1] = 4'h8;
31
          correct_results[2] = 4'h9;
          correct_results[3] = 4'hF;
```

```
correct_results[4] = 4'hF;
     end
35
36
38
39
   //RCA RCA(input [3:0] X, [3:0] Y, C_i, output C_o, [3:0] S)
   //parametric_RCA (input C_i,[size-1:0] X, [size-1:0] Y,
      output C_o, [size-1:0] S);
   //CLA UUT(.c0(C_i),.X(X),.Y(Y),.cout(C_o),.sum(S));
43
   parametric_RCA UUT(.C_i(C_i),.X(X),.Y(Y),.C_o(C_o),.S(S));
44
45
   // ----- Test Procedure ----- //
47
   initial
   begin
49
     for(i=0;i<5;i=i+1)</pre>
51
     begin
            X=A_numbers[i];
            Y=B_numbers[i];
       C_i=C[i];
55
       #(wait_time);
56
         \{C_0, S\} = %d%d%d%d%d --
    ",X[0],X[1],X[2],X[3],Y[0],Y[1],Y[2],Y[3],C_i,C_o,S[0],S[1],S[3]);
       write("{X + Y , C_i}=\%b + \%b, Ci= \%b => {C_o,S} = \%b\%b --
          ",X,Y,C_i,C_o, S);
       if( {C_o, S} == {C_out[i],correct_results[i]})
60
         $display("TRUE");
       else
62
         $display("FALSE");
     end
67
     $finish();
69
   end
```




Figure 12: Results of simulation of RCA module

Listing 8: TCL Results of Testbench Code




Figure 13: Rtl schematics of RCA module

```
set_property -dict {
                                 PACKAGE PIN H17
                                                              IOSTANDARD LVCMOS33
                                                                                                 [qet ports {
                                                                                                                     S[0] }]; #IO L18P T2 A24 15 Sch=led[0]
                                                                                                                    S[0] ;; #IO_LIPE_TARE_TIS Sch=led(I) S[1] ;; #IO_LIPE_TARE_TIS Sch=led(I) S[2] }]; #IO_LIPE_TIDIT_14 Sch=led(3) S[3] }]; #IO_LIPE_TIDIT_14 Sch=led(3) C_0 }]; #IO_LIPE_TIDO9_14 Sch=led(4)
set_property -dict
set property -dict
                                 PACKAGE_PIN K15
PACKAGE PIN J13
                                                             IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                                                                                 [get_ports
                                                                                                 [get_ports
[get_ports
set_property -dict
                                 PACKAGE_PIN N14
                                                              IOSTANDARD LVCMOS33
set_property -dict
                                 PACKAGE PIN R18
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports
##Switches
set property -dict
                                 PACKAGE_PIN J15
                                                              IOSTANDARD LVCMOS33
                                                                                                                     X[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
                                                                                                 [get ports
                                                                                                                    A(0) ]]; #10_L13N_T2_MRCC_14 Sch=sw[1]
X[2] ]]; #10_L5N_T0_D0S_EMCCLR 14 Sch=sw[1]
X[2] ]]; #10_L5N_T0_D0S_VREF_14 Sch=sw[2]
X[3] ]]; #10_L13N_T2_MRCC_14 Sch=sw[3]
Y[0] ]]; #10_L12N_T1_MRCC_14 Sch=sw[4]
set_property -dict
set_property -dict
                                 PACKAGE_PIN L16
PACKAGE_PIN M13
                                                                                                 [get_ports
[get_ports
                                                              TOSTANDARD LVCMOS33
                                                              IOSTANDARD LVCMOS33
set_property -dict
set_property -dict
                                 PACKAGE_PIN R15
PACKAGE_PIN R17
                                                                                                 [get_ports
[get_ports
                                                              IOSTANDARD LVCMOS33
                                                              IOSTANDARD LVCMOS33
set property -dict
                                 PACKAGE_PIN T18
PACKAGE_PIN U18
                                                              IOSTANDARD LVCMOS33
                                                                                                 [get_ports [get_ports
                                                                                                                    Y[1] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
Y[2] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
set_property -dict
set_property -dict
set_property -dict
##Buttons
                                                              IOSTANDARD LVCMOS33
                                                                                                                    Y[3] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
                                 PACKAGE PIN R13
                                                              IOSTANDARD LVCMOS33 }
                                                                                                 [get_ports
                                                             IOSTANDARD LVCMOS33 } [get_ports { C_i }]; #IO_L9P_T1_DQS_14 Sch=btnc
set_property -dict { PACKAGE_PIN N17
```

Figure 14: Constrain File for RCA Module




Figure 15: Technology schematics of RCA module




Figure 16: Utilization report of RCA module




Figure 17: Combinational delay of RCA module

when I look at reports, i saw all reports consistent each other, After schematic we saw that 20 lut, each 5 lut became from a FA module. I try to added 4 binary bits, so i used 4 FA module, this calculation explained 20 lut. And finally when i look at combinational delays, i saw max delay became 13.177 from C₋i to C₋o.

1.3.2 Parameter Based Rippled Carry Adder

When i look at ripple carry adder, I saw this circuit was realized adder whatever number of bits, so if I took bits number as parameter, this circuit could realized as adder whatever the number of parameters. So i create new module called parametric_RCA and i wrote verilog code for i realize for the parameter based adder circuit. When i wrote verilog code, I used generate - for struct and I determined how many bits it would be with the SIZE parameter. As always for this arithmetic_circuits.v file, i used dont_touch constraint too. For the first part i set parameter SIZE as 4.

After wrote module, i set this module as top, and i wrote testbench code to be sure, and simulated it.

Listing 9: arithmetic_circutis.v -parametrize_RCA module

```
module parametric_RCA #( parameter size = 4)( input
   C_i,[size-1:0] X, [size-1:0] Y, output C_o, [size-1:0]
   S);
```

```
(* dont_touch="true" *) wire x_wires=X;
(* dont_touch="true" *) wire y_wires=Y;
4 (* dont_touch="true" *) wire Ci_wires=C_i;
5 (* dont_touch="true" *) wire Co_wires=C_o;
6 (* dont_touch="true" *) wire S_wires=S;
(* dont_touch="true" *) wire [size:0] wires;
assign wires[0]=C_i;
g assign C_o=wires[size];
genvar j; // temp loop variable, used only
// in the evaluation of the generate blocks
12 generate
for( j=0; j<size; j=j+1 )</pre>
begin : FA_loop
FA fa1(X[j],Y[j],wires[j], wires[j+1], S[j]);
16 end
endgenerate
18 endmodule
```

Listing 10: parametric_RCA_tb.v testbench module

```
''timescale 1ns / 1ps
 module RCA_tb();
   // ---- Inputs & Outputs
   reg [3:0] X, Y;
   reg C_i;
   wire C_o;
   wire [3:0] S;
   // ---- Testbench Parameters ---- //
   parameter wait_time = 50;
   integer i;
   reg [3:0] A_numbers [0:4];
   reg [3:0] B_numbers[0:4];
   reg [3:0] correct_results[0:4];
   reg [4:0] C= 5'd0;
   reg[0:4] C_out= 5'b11100;
15
   initial begin
16
          A_numbers[0] = 4'hD;
          A_numbers[1] = 4'hE;
18
         A_numbers[2] = 4'hB;
19
          A_numbers[3] = 4'h7;
20
          A_numbers[4] = 4'h5;
         B_{numbers}[0] = 4'h6;
          B_numbers[1] = 4'hA;
          B_numbers[2] = 4'hE;
          B_numbers[3] = 4'h8;
25
         B_numbers[4] = 4'hA;
          correct_results[0] = 4'h3;
27
          correct_results[1] = 4'h8;
          correct_results[2] = 4'h9;
          correct_results[3] = 4'hF;
30
          correct_results[4] = 4'hF;
     end
32
   // ----- //
   // ----- UUT Instantiation ----- //
   //RCA RCA(input [3:0] X, [3:0] Y, C_i, output C_o, [3:0] S)
35
   //parametric_RCA (input C_i,[size-1:0] X, [size-1:0] Y,
       output C_o, [size-1:0] S);
   //CLA UUT(.cO(C_i),.X(X),.Y(Y),.cout(C_o),.sum(S));
   parametric_RCA UUT(.C_i(C_i),.X(X),.Y(Y),.C_o(C_o),.S(S));
   // ----- Test Procedure ----- //
   initial
40
41
   begin
     for(i=0;i<5;i=i+1)</pre>
42
     begin
```

```
X=A_numbers[i];
              Y=B_numbers[i];
45
46
        C_i=C[i];
        #(wait_time);
47
          write("{X,+ Y,C_i}=%d%d%d%d + %d%d%d%d, Ci= %d =>
 //
     \{C_0, S\} = %d%d%d%d%d --
     ",X[0],X[1],X[2],X[3],Y[0],Y[1],Y[2],Y[3],C_i,C_o,S[0],S[1],S[3]);
        \ write("{X+ Y ,C_i}=%b + %b, Ci= %b => {C_o,S} = %b%b --
           ",X,Y,C_i,C_o, S);
        if( {C_o, S} == {C_out[i],correct_results[i]})
          $display("TRUE");
          $display("FALSE");
      end
      $finish();
 endmodule
 endmodule
```




Figure 18: Results of simulation of parameter_RCAmodule

Listing 11: TCL Results of Testbench Code




Figure 19: Rtl schematics of parameter RCA module

```
## LEDs
set_property -dict
                                PACKAGE_PIN H17
                                                            IOSTANDARD LVCMOS33
                                                                                                                 S[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
                                                                                                                S[1] ]]; #10_L24P_T3_RS1_15 Sch=led[1] S[2] ]]; #10_L17N_T2_A25_15 Sch=led[2] S[3] ]]; #10_L17P_T1_D09_14 Sch=led[4] C_0 }]; #10_L7P_T1_D09_14 Sch=led[4]
set_property -dict
set_property -dict
set_property -dict
                                PACKAGE PIN K15
                                                            IOSTANDARD LVCMOS33
                                                                                             [get_ports
                                PACKAGE_PIN J13
PACKAGE_PIN N14
                                                            IOSTANDARD LVCMOS33
                                                                                              [get_ports
                                                            IOSTANDARD LVCMOS33
                                                                                              [get ports
set_property -dict
##Switches
                                PACKAGE_PIN R18
                                                            IOSTANDARD LVCMOS33
set_property -dict
set_property -dict
                                PACKAGE_PIN J15
PACKAGE_PIN L16
                                                                                             [get_ports
[get_ports
                                                                                                                IOSTANDARD LVCMOS33
                                                            IOSTANDARD LVCMOS33
set_property -dict
set_property -dict
                                PACKAGE_PIN M13
PACKAGE_PIN R15
                                                                                             [get_ports
[get_ports
                                                                                                                X[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
X[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
                                                            TOSTANDARD LVCMOS33
                                                            IOSTANDARD LVCMOS33
set_property -dict
set_property -dict
set_property -dict
set_property -dict
set_property -dict
##Buttons
                                                                                                                Y[0] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
Y[1] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
                                PACKAGE_PIN R17
PACKAGE_PIN T18
                                                                                             [get_ports
[get_ports
                                                            IOSTANDARD LVCMOS33
                                                            IOSTANDARD LVCMOS33
                                                                                                              { Y[2] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
{ Y[3] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
                                PACKAGE_PIN U18
PACKAGE_PIN R13
                                                                                             [get_ports [get_ports
                                                            IOSTANDARD LVCMOS33
                                                            IOSTANDARD LVCMOS33 }
 set_property -dict { PACKAGE_PIN N17
                                                            IOSTANDARD LVCMOS33 } [get_ports { C_i }]; #IO_L9P_T1_DQS_14 Sch=btnc
```

Figure 20: Constrain File for RCA Module




Figure 21: Technology schematics of RCA module




Figure 22: Utilization report of RCA module



Figure 23: Combinational delay of RCA module

When I used "for" structure in this module actually I didn't change number of i/o and luts, so utilization report, rtl and technology schematic are same for this modules. But I saw the change of delay times. In my opinion, when i used "for" structure, max delay times was decreasing. It can be thought that it increases performance use "for" structure. Then, i generate bit file and saved it for programming on FPGA.

1.3.3 Comments For Results

We made two different circuit implementations in the RCA circuit. As a result, while the Lot numbers remain the same, the Times change. Since I used the For structure when I specified the parameter, the time delay was slightly higher, but the input and output ports where the delays are located are equally correct from Y[0] to Cout.

1.4 Case 2: Parameter Size=8

Afterwards, I tested the module again by setting the parameter to 8 bits. Since I adjusted the module according to the parameter, I updated the circuit by only changing the size. Accordingly, I rewrote the constrain file and testbench code and examined the results. In the constrain file, I provided the X and Y inputs with switches, Cin with the button, and all the outputs with LEDs.

Listing 12: arithmetic_circutis.v -Parametrice RCA (parameter size 8) module

```
module parametric_RCA #( parameter size = 8)( input
     C_i,[size-1:0] X, [size-1:0] Y,
                                        output C_o, [size-1:0]
     S);
  (* dont_touch="true" *) wire x_wires=X;
  (* dont_touch="true" *) wire y_wires=Y;
  (* dont_touch="true" *) wire Ci_wires=C_i;
  (* dont_touch="true" *) wire Co_wires=C_o;
 (* dont_touch="true" *) wire S_wires=S;
 (* dont_touch="true" *) wire [size:0] wires;
 assign wires[0]=C_i;
 assign C_o=wires[size];
 genvar j; // temp loop variable, used only
11 // in the evaluation of the generate blocks
12 generate
 for( j=0; j<size; j=j+1 )</pre>
 begin : FA_loop
  FA fa1(X[j],Y[j],wires[j], wires[j+1], S[j]);
 endgenerate
 endmodule
```

Listing 13: parametric_RCA_tb.v 8 bit testbench module

```
'timescale 1ns / 1ps
module RCA_tb2();
reg [7:0] X;
reg [7:0] Y;
reg C_i;
wire C_o;
```

```
wire [7:0] S;
   parameter wait_time = 100;
   integer i;
   reg [0:7] A_numbers [4:0];
   reg [0:7] B_numbers [4:0];
   reg [0:7] correct_results[4:0];
12
   reg [4:0] C= 5'd10101;
   reg[0:4] C_out= 5'b01101;
   initial begin
          A_numbers[0] = 8'h1D; A_numbers[1] = 8'h96;
             A_numbers[2] = 8'hfb; A_numbers[3] = 8'h17;
             A_numbers[4] = 8'hFE;
          B_numbers[0] = 8'h26; B_numbers[1] = 8'h88;
             B_numbers[2] = 8'h1E; B_numbers[3] = 8'h28;
             B_numbers[4] = 8'h3;
          correct_results[0] = 8'h44; correct_results[1] =
             8'h1E; correct_results[2] = 8'h1a;
             correct_results[3] = 8'h3F; correct_results[4] =
             8'h2;
     end
   // ----- UUT Instantiation ----- //
   //RCA
25
   parametric_RCA #(8) UUT
      (.C_i(C_i),.X(X),.Y(Y),.C_o(C_o),.S(S));
   // ----- Test Procedure ----- //
   initial
   begin
29
     for(i=0;i<5;i=i+1)
     begin
31
             X=A_numbers[i];
             Y=B_numbers[i];
       C_i=C[i];
       #(wait_time);
        write("{X,+ Y,C_i}=%d%d%d%d + %d%d%d%d, Ci= %d =>
     \{C_0, S\} = %d%d%d%d%d --
     ",X[0],X[1],X[2],X[3],Y[0],Y[1],Y[2],Y[3],C_i,C_o,S[0],S[1],$[2],S[3]);
       //$write("!!!!!\{X,+Y,C_i\}=\%b+\%b,Ci=\%b=>\{C_o,S\}
          = %b %b %b %b, Cout = %b correct_result: %b -- ", X,
          Y, C_i, C_o, S[0], S[1], S[2], S[3], C_out[i],
           correct_results[i]);
       \ write("{X,+ Y, C_i}=%b + %b, Ci= %b => {C_o,S} = %b%b
```

```
-- ",X,Y,C_i,C_o, S );

if( {C_o, S} == {C_out[i],correct_results[i]})

*display("TRUE");

else

*display("FALSE");

end

*finish();

end

// ------//

endmodule
```




Figure 24: Results of simulation of parameter $_RCAmodule-8bit$




Figure 25: Technology schematic of parameter $_{R}CAmodule-8bit$




Figure 26: UTilization report of parameter_RCAmodule - 8bit




Figure 27: Timing Report of parameter_RCAmodule - 8bit

Listing 14: TCL Results of Testbench Code

```
Vivado Simulator 2020.1 Time resolution is 1 ps  \{X,+\ Y\ ,C_{-i}\}=00011101+00100110,\ Ci=\ 1\Rightarrow \{C_{-0},S\}=001000100 \ \ \ \ \ TRUE \\ \{X,+\ Y\ ,C_{-i}\}=10010110+10001000,\ Ci=\ 0\Rightarrow \{C_{-0},S\}=100011110 \ \ \ \ \ TRUE \\ \{X,+\ Y\ ,C_{-i}\}=11111011+00011110,\ Ci=\ 1\Rightarrow \{C_{-0},S\}=100011010 \ \ \ \ \ TRUE \\ \{X,+\ Y\ ,C_{-i}\}=00010111+00101000,\ Ci=\ 0\Rightarrow \{C_{-0},S\}=000111111 \ \ \ \ \ TRUE \\ \{X,+\ Y\ ,C_{-i}\}=111111110+00000011,\ Ci=\ 1\Rightarrow \{C_{-0},S\}=100000010 \ \ \ \ \ TRUE \\ \$finish\ called\ at\ time\ :\ 500\ ns\ :\ File
```

As seen in the simulation results, the RCA module worked correctly for 8 bits.

```
##Switches
set_property -dict (
                                                                                                                                                                                                                                                                                                                                                     [get_ports ( X[0] )]; #IO_L24N_T3_R80_15 Sch=sw[0]
[get_ports ( X[1] )]; #IO_L5N_T0_D68_EMCCLR_14 Sch=sw[1]
[get_ports ( X[2] )]; #IO_L5N_T0_D68_EMCCLR_14 Sch=sw[2]
[get_ports ( X[3] )]; #IO_L18N_T2_M8C_14 Sch=sw[3]
[get_ports ( X[4] )]; #IO_L18N_T1_D10_14 Sch=sw[4]
[get_ports ( X[5] )]; #IO_L18N_T1_D10_14 Sch=sw[5]
[get_ports ( X[6] )]; #IO_L18N_T0_D10_14 Sch=sw[6]
[get_ports ( X[7] )]; #IO_L5N_T0_D10_7 14 Sch=sw[7]
[get_ports ( X[6] )]; #IO_L24N_T3_34 Sch=sw[8]
[get_ports ( Y[0] )]; #IO_L24N_T3_34 Sch=sw[8]
[get_ports ( Y[2] )]; #IO_L5N_T0_D68_EMCR_14 Sch=sw[10]
[get_ports ( Y[4] )]; #IO_L24P_T3_35 Sch=sw[12]
[get_ports ( Y[4] )]; #IO_L24P_T3_35 Sch=sw[12]
[get_ports ( Y[4] )]; #IO_L24P_T3_360_D24_14 Sch=sw[13]
[get_ports ( Y[6] )]; #IO_L20P_T3_A08_D24_14 Sch=sw[14]
[get_ports ( Y[6] )]; #IO_L20P_T3_A08_D24_14 Sch=sw[14]
[get_ports ( Y[7] )]; #IO_L21P_T3_B08_14 Sch=sw[15]
                                                                                                                    PACKAGE_PIN J15
PACKAGE_PIN L16
PACKAGE_PIN M13
PACKAGE_PIN R15
PACKAGE_PIN T17
PACKAGE_PIN T18
PACKAGE_PIN U18
PACKAGE_PIN R13
PACKAGE_PIN R13
                                                                                                                                                                                                                            IOSTANDARD LVCMOS33
                                                                                                                       PACKAGE PIN T8
                                                                                                                                                                                                                               IOSTANDARD LVCMOS18
                                                                                                                       PACKAGE PIN U8
                                                                                                                                                                                                                             IOSTANDARD LVCMOS18
                                                                                                                                                                                                                                                                                                                                                   [get_ports ( Y[1])]; #10_20_34 Scn-sw[3]

[get_ports ( Y[2])]; #10_L159_T2_DGS_RDWR_B_14 Sch=sw[

[get_ports ( Y[3])]; #10_L259_T3_A03_D15_14 Sch=sw[

[get_ports ( Y[4])]; #10_L249_T3_35 Sch=sw[12]

[get_ports ( Y[5])]; #10_L249_T3_A08_D25_YREP_14 Sc

[get_ports ( Y[6])]; #10_L19_T3_D08_14 Sch=sw[15]
                                                                                                                    PACKAGE_PIN R16
PACKAGE_PIN T13
PACKAGE_PIN H6
PACKAGE_PIN U12
                                                                                                                                                                                                                             IOSTANDARD LVCMOS33
                                                                                                                                                                                                                             IOSTANDARD LVCMOS33
                                                                                                                                                                                                                             IOSTANDARD LVCMOS33
                                                                                                                                                                                                                             IOSTANDARD LVCMOS33
                                                                                                                                                                                                                             IOSTANDARD LVCMOS33
                                                                                                                     PACKAGE_PIN V10
                                                                                                                                                                                                                            IOSTANDARD LVCMOS33
## LEDs
set_property -dict ( PACKAGE_PIN HI7
set_property -dict ( PACKAGE_PIN K15
set_property -dict ( PACKAGE_PIN K15
set_property -dict ( PACKAGE_PIN N14
set_property -dict ( PACKAGE_PIN N14
set_property -dict ( PACKAGE_PIN C17
set_property -dict ( PACKAGE_PIN C16
set_property -dict ( PACKAGE_PIN C16
                                                                                                                                                                                                                       IOSTANDARD LVCMOS33 } [get_ports ( S[0] ]]; #IO_L18P_T2_A24_15 Sch=led[0]
IOSTANDARD LVCMOS33 } [get_ports ( S[1] ]]; #IO_L24P_T3_RS1_15 Sch=led[1]
IOSTANDARD LVCMOS33 } [get_ports ( S[2] ]]; #IO_L17P_T2_A25_15 Sch=led[2]
IOSTANDARD LVCMOS33 } [get_ports ( S[3] ]]; #IO_L8P_T1_D11_14 Sch=led[3]
IOSTANDARD LVCMOS33 } [get_ports ( S[4] ]]; #IO_L8P_T1_D11_45 Sch=led[4]
IOSTANDARD LVCMOS33 } [get_ports ( S[5] ]]; #IO_L8P_T2_A11_D27_14 Sch=led[5]
IOSTANDARD LVCMOS33 } [get_ports ( S[5] ]]; #IO_L8P_T2_A14_D30_14 Sch=led[6]
IOSTANDARD LVCMOS33 } [get_ports ( S[7] ]]; #IO_L8P_T2_A12_D28_14 Sch=led[6]
IOSTANDARD LVCMOS33 } [get_ports ( C_o )]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
   set property -dict ( PACKAGE PIN N17 | IOSTANDARD LVCMOS33 ) [get ports ( C i )]; #IO L9P T1 DQS 14 Sch=btnc
```

Figure 28: Constrain File for 8-bit RCA Module

1.5 Carry Lookahead Adder

I did research before creating the CLA module. I researched the propogate and generate functions and tried to explain this circuit by drawing it on paper. I then created the module as requested. I simulated it by writing the testbench code that included all the inputs the module could receive and compared the outputs with my expectations. For example, when I added 15 and 1 when Cin was 0, Cout was 1 and Sum was 00, or when I added 8 and 9, Cout was 1 and Sum was 1. Since the simulation result was correct, I looked at the RTL analysis and saw that the generate and propagete functions connected with xor and and gates were as I expected, as I wrote on the paper.




Figure 29: hand drawn version of the CLA module

Listing 15: arithmetic_circutis.v - CLA module

```
module CLA (input C_i,[3:0] X,Y,
    output C_o,[3:0] S);

(* dont_touch="true" *) wire x_wires=X;

(* dont_touch="true" *) wire y_wires=Y;

(* dont_touch="true" *) wire Ci_wires=C_i;

(* dont_touch="true" *) wire Co_wires=C_o;

(* dont_touch="true" *) wire S_wires=S;

(* dont_touch="true" *) wire [3:0] g_wires;

(* dont_touch="true" *) wire [3:0] p_wires;

(* dont_touch="true" *) wire [4:0] c_wires;

assign c_wires[0] = C_i;
```

```
assign C_o = c_wires[4];

genvar j;
generate
for (j = 0; j < 4; j = j + 1) begin : GandP_loop
assign g_wires[j] = X[j] & Y[j];
assign p_wires[j] = X[j] ^ Y[j];
assign S[j] = p_wires[j] ^ c_wires[j];
assign c_wires[j + 1] = g_wires[j] | (p_wires[j] & c_wires[j]);
end
endgenerate
endmodule</pre>
```

Listing 16: CLA_tb.v testbench module

```
'timescale 1ns / 1ps
 module CLA_tb();
   // ---- Inputs & Outputs
   reg [3:0] X;
   reg [3:0] Y;
   reg C_i;
   wire C_o;
   wire [3:0] S;
   // ---- Testbench Parameters ---- //
   parameter wait_time = 30;
   reg [7:0] i;
   12
   //RCA RCA(input [3:0] X, [3:0] Y, C_i, output C_o, [3:0] S)
   //parametric_RCA (input C_i,[size-1:0] X, [size-1:0] Y,
      output C_o, [size-1:0] S);
   //parametric_RCA UUT(.C_i(C_i),.X(X),.Y(Y),.C_o(C_o),.S(S));
   CLA UUT(.C_i(C_i),.X(X),.Y(Y),.C_o(C_o),.S(S));
   // ----- Test Procedure ----- //
   initial
18
   begin
19
   for (i=0;i<10;i=i+1)</pre>
     begin
     {X,Y, C_i} = i;
      #(10);
     \ write(" {X+ Y }=%b + %b, Ci= %b => {C_o,S} = %b%b --
        ",X,Y,C_i,C_o, S);
     $display("");
     #(wait_time);
26
     end
27
   end
```

endmodule

In the testbench I wrote to observe all the values at the inputs, it shows 1000 ns at the first start of the simulation. We can confirm all the situations ourselves by scrolling through the time bar. Likewise, I printed all the results in the TCL console; I took a particular section as an example to preserve the readability of both. The results gave the sum of two 4-bit numbers, as I expected in CLA.




Figure 30: Results of simulation of Cla module

```
Listing 17: TCL Results of Testbench Code Vivado Simulator 2020.1 Time resolution is 1 ps  \{X+Y\} = 0000 + 0000, \ Ci=0 \Rightarrow \{C\_o,S\} = 00000 - \{X+Y\} = 0000 + 0000, \ Ci=1 \Rightarrow \{C\_o,S\} = 00001 - \{X+Y\} = 0000 + 0001, \ Ci=0 \Rightarrow \{C\_o,S\} = 00001 - \{X+Y\} = 0000 + 0001, \ Ci=1 \Rightarrow \{C\_o,S\} = 00010 - \{X+Y\} = 0000 + 0010, \ Ci=0 \Rightarrow \{C\_o,S\} = 00010 - \{X+Y\} = 0000 + 0010, \ Ci=0 \Rightarrow \{C\_o,S\} = 00011 - \{X+Y\} = 0000 + 0011, \ Ci=1 \Rightarrow \{C\_o,S\} = 00011 - \{X+Y\} = 0000 + 0011, \ Ci=1 \Rightarrow \{C\_o,S\} = 00100 - \{X+Y\} = 0000 + 0100, \ Ci=0 \Rightarrow \{C\_o,S\} = 00100 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C\_o,S\} = 00101 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C\_o,S\} = 00101 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C\_o,S\} = 00101 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C\_o,S\} = 00101 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{X+Y\} = 00000 + 0101, \ Ci=1 \Rightarrow \{C\_o,S\} = 00110 - \{C\_o,S\} = 00110
```

 $\{X+Y\}=0000 + 0110, Ci=0 \Rightarrow \{C_0, S\} = 00110$




Figure 31: Rtl schematics of parameter CLA module

```
set_property -dict {
                               PACKAGE PIN H17
                                                           IOSTANDARD LVCMOS33
                                                                                             [get ports
                                                                                                                S[0] }]; #IO L18P T2 A24 15 Sch=led[0]
                                                                                                                S[0] ;; #IO_LIPE_TARE_TIS Sch=led(I) S[1] ;; #IO_LIPE_TARE_TIS Sch=led(I) S[2] }]; #IO_LIPE_TIDIT_14 Sch=led(3) S[3] }]; #IO_LIPE_TIDIT_14 Sch=led(3) C_0 }]; #IO_LIPE_TIDO9_14 Sch=led(4)
set_property -dict
                               PACKAGE_PIN K15
PACKAGE PIN J13
                                                           IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                                                                             [get_ports
set property -dict
                                                                                             [get ports
set_property -dict
                                PACKAGE_PIN N14
                                                            IOSTANDARD LVCMOS33
                                                                                              [get_ports
set_property -dict
                               PACKAGE PIN R18
                                                           IOSTANDARD LVCMOS33
                                                                                             [get_ports
##Switches
set property -dict
                                PACKAGE_PIN J15
                                                            IOSTANDARD LVCMOS33
                                                                                                                X[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
                                                                                             [get ports
                                                                                                                A(0) ]]; #10_L13N_T2_MRCC_14 Sch=sw[1]
X[2] ]]; #10_L5N_T0_D0S_EMCCLR 14 Sch=sw[1]
X[2] ]]; #10_L5N_T0_D0S_VREF_14 Sch=sw[2]
X[3] ]]; #10_L13N_T2_MRCC_14 Sch=sw[3]
Y[0] ]]; #10_L12N_T1_MRCC_14 Sch=sw[4]
set_property -dict
set_property -dict
                               PACKAGE_PIN L16
PACKAGE_PIN M13
                                                                                             [get_ports
[get_ports
                                                            TOSTANDARD LVCMOS33
                                                            IOSTANDARD LVCMOS33
set_property -dict
set_property -dict
                                                                                             [get_ports
[get_ports
                               PACKAGE PIN R15
                                                           IOSTANDARD LVCMOS33
                                PACKAGE_PIN R17
                                                            IOSTANDARD LVCMOS33
set property -dict
                               PACKAGE_PIN T18
PACKAGE_PIN U18
                                                           IOSTANDARD LVCMOS33
                                                                                             [get_ports [get_ports
                                                                                                                Y[1] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
Y[2] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
set_property -dict {
set_property -dict {
set_property -dict {
##Buttons
                                                            IOSTANDARD LVCMOS33
                                                                                             [get_ports { Y[3] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
                               PACKAGE PIN R13
                                                           IOSTANDARD LVCMOS33 }
set_property -dict { PACKAGE PIN N17
                                                           IOSTANDARD LVCMOS33 } [get_ports { C_i }]; #IO_L9P_T1_DQS_14 Sch=btnc
```

Figure 32: Constrain File for CLA Module




Figure 33: Technology schematics of CLA module




Figure 34: Utilization report of CLA module




Figure 35: Combinational delay of CLA module

1.5.1 Comments For Results

Propoaget and generate functions are used in the CLA circuit. In this way, the collector circuit has actually been realized with less lut. In this circuit, where 18 Lut was used, the maximum delay was 16.082 from Y[0] to Cout, from the beginning to the end.

1.6 Adder-Subtractor Circuit with Overflow detection

For the last circuit, I first did research and tried to understand the purpose of the circuit in my own way. Later, I realized that an XOR gate should be placed in the question marked parts of the circuit shown in the picture in the report. When Ci is 1, the circuit acts as a subtractor, and when Ci = 0, the circuit acts as an adder. It achieves this in the following way: In fact, when Ci is one, it takes the 2's complement of B (B(XOR)1 +(C=)1) and accordingly, it now works as a subtractor.

Overflow, which is the V output, detects the change in the last bit of the circuit. If there is a changer in the last bit, overflow occurs because the last bit is not a number, it indicates the signed status, so it should not change with the carry values.

After understanding the circuit, I wrote the Verilog code to implement it and tested all situations with testbench as requested.

Listing 18: arithmetic_circutis.v - Add_Sub module

```
module Add_Sub(input C_i, [3:0] X, [3:0] Y, output C_o, V,
     [3:0] S);
(* dont_touch="true" *) wire x2_wires=X;
(* dont_touch="true" *) wire y_wires=Y;
 (* dont_touch="true" *) wire y_wires=V;
5 (* dont_touch="true" *) wire Ci_wires=C_i;
6 (* dont_touch="true" *) wire Co_wires=C_o;
(* dont_touch="true" *) wire S_wires=S;
8 (* dont_touch="true" *) wire [3:0] x_wires;
(* dont_touch="true" *) wire [4:0] c_wires;
assign V= c_wires[3]^c_wires[4];
assign c_wires[0]=C_i;
assign C_o=c_wires[4];
genvar j; // temp loop variable, used only
14 // in the evaluation of the generate blocks
15 generate
for (j=0; j<4; j=j+1)
begin : ASCwO
18 //and and1(g_wires[j], X[j], Y[j]);
assign x_wires[j]= Y[j]^ C_i;
FA fa1(x_wires[j],X[j],c_wires[j],c_wires[j+1], S[j]);
21 end
22 endgenerate
23 endmodule
```

Listing 19: Add_Subtb.v testbench module

```
'timescale 1ns / 1ps
module ASC_tb();
   // ---- Inputs & Outputs
   reg [3:0] X;
   reg [3:0] Y;
   reg C_i;
   wire C_o;
   wire V;
   wire [3:0] S;
   // ---- Testbench Parameters ---- //
   parameter wait_time = 30;
   reg [7:0] i;
   Add_Sub\ UUT(.C_i(C_i),.X(X),.Y(Y),.C_o(C_o),.V(V),.S(S));
   // ----- Test Procedure ----- //
   initial
   begin
   for (i=0;i<512;i=i+1)</pre>
17
     begin
    {X,Y, C_i} = i;
```

In the testbench I wrote to observe all the values at the inputs, it shows 1000 ns at the first start of the simulation. We can confirm all the situations ourselves by scrolling through the time bar. Likewise, I printed all the results in the TCL console; I took a particular section as an example to preserve the readability of both. The results gave the sum of two 4-bit numbers, as I expected in CLA.




Figure 36: Results of simulation of Cla module

Listing 20: TCL Results of Testbench Code

Vivado Simulator 2020.1 Time resolution is 1 ps $\{X+Y\} = 0000 + 0000, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00000 - \{X+Y\} = 0000 + 0000, \ Ci=1 \Rightarrow \{C_{-0},S\} = 00001 - \{X+Y\} = 0000 + 0001, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00001 - \{X+Y\} = 0000 + 0001, \ Ci=1 \Rightarrow \{C_{-0},S\} = 00010 - \{X+Y\} = 0000 + 0010, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00010 - \{X+Y\} = 0000 + 0010, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00011 - \{X+Y\} = 0000 + 0011, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00011 - \{X+Y\} = 0000 + 0011, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00100 - \{X+Y\} = 0000 + 0100, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00100 - \{X+Y\} = 0000 + 0100, \ Ci=1 \Rightarrow \{C_{-0},S\} = 00101 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00101 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0101, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 0000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{X+Y\} = 00000 + 0110, \ Ci=0 \Rightarrow \{C_{-0},S\} = 00110 - \{C_{$




Figure 37: Rtl schematics of parameter Add_Sub module

```
## LEDs
 set_property -dict
                                                                           IOSTANDARD LVCMOS33 }
                                                                                                                                            S[1] }]; #IO_L24P_T3_RS1_15_Sch=led[1]
S[2] }]; #IO_L17N_T2_A25_15_Sch=led[2]
S[3] }]; #IO_L8P_T1_D11_14_Sch=led[3]
set_property -dict
set_property -dict
set_property -dict
                                        PACKAGE_PIN K15
PACKAGE_PIN J13
                                                                                                                     [get_ports { [get_ports {
                                                                           IOSTANDARD LVCMOS33 }
                                                                          IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                        PACKAGE PIN N14
                                                                                                                     [get ports
 set_property -dict
                                        PACKAGE_PIN R18
                                                                           IOSTANDARD LVCMOS33
                                                                                                                     [get_ports
                                                                                                                                             C_o }]; #IO_L7P_T1_D09_14 Sch=led[4]
##Switches
##Switches
set_property -dict {
##Buttons
set_property -dict {
##Suttons
                                                                                                                                            X(0) }]; #IO_L24N_T3_RSO_15 Sch=sw[0]
X[1] }]; #IO_L3N_T0_DOS_EMCCLK_14 Sch=sw[1]
X[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
X[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
                                        PACKAGE_PIN J15
PACKAGE_PIN L16
                                                                                                                     [get_ports
[get_ports
                                                                           IOSTANDARD LVCMOS33
                                                                           IOSTANDARD LVCMOS33
                                        PACKAGE_PIN M13
PACKAGE_PIN R15
                                                                           IOSTANDARD LVCMOS33
                                                                                                                     [get_ports
[get_ports
                                                                           IOSTANDARD LVCMOS33
                                        PACKAGE_PIN R17
PACKAGE_PIN T18
                                                                                                                     [get_ports
[get_ports
                                                                                                                                            Y[0] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
Y[1] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
                                                                           IOSTANDARD LVCMOS33
                                                                           IOSTANDARD LVCMOS33
                                        PACKAGE_PIN U18
PACKAGE_PIN R13
                                                                           IOSTANDARD LVCMOS33 } [get_ports { Y[2] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
IOSTANDARD LVCMOS33 } [get_ports { Y[3] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
 set_property -dict { PACKAGE_PIN N17
                                                                          IOSTANDARD LVCMOS33 } [get_ports { C_i }]; #IO_L9P_T1_DQS_14 Sch=btnc
```

Figure 38: Constrain File for Add_Sub Module




Figure 39: Technology schematics of Add_Sub module




Figure 40: Utilization report of Add_Sub module




Figure 41: Combinational delay of Add_Sub module

1.6.1 Comments For Results

We see that our Adder subtractor circuit uses 24 luts after implementation. Even though we added the don't touch constraint, one of the 25 lots I expected was intertwined in the optimization. As for Max delay, I saw that there was a delay of 21.75 ns from Y₀ to V. The highest end-to-end delay was a result I expected.

Circuit	Utilization	Max Delay
RCA	20	18.49
RCA (parameter based)	20	18.924
CLA	18	16.082
Add_Sub	24	21.275

Table 2: Table of Utilization And Timing Results

As a result, we can see that as the number of luts increases in 4-bit addition and subtraction circuits, the $\max_d elay also increases$.