DIGITAL SYSTEM DESIGN APPLICATIONS

Experiment 2

MSI Components

Berfin Duman 040190108

Contents

| 1 | \mathbf{DE} | CODER | 3 |
|---|---------------|--|----|
| | 1.1 | Truth Table of $4x16$ Decoder | 3 |
| | 1.2 | Verilog Code, Testbanch Code and Behavioral Simulation | 3 |
| | 1.3 | RTL and Technology Schematics | 6 |
| | 1.4 | Implementation Parts and Reports | 9 |
| 2 | Pric | ority Encoder | 10 |
| | 2.1 | Truth Table of 4 to 2 Priority Encoder | 10 |
| | 2.2 | Logic Statements of Outputs | 11 |
| | 2.3 | Logic Diagram | 12 |
| | 2.4 | Verilog Code, Testbanch Code and Behavioral Simulation | 12 |
| | 2.5 | Rtl and Technology Schematics | 14 |
| | 2.6 | Implementation Parts and Reports | 16 |
| | 2.7 | Behavioral Priority Encoder | 16 |
| | 2.8 | Implementation Parts and Comparison Reports | 17 |
| 3 | MU | JLTIPLEXER | 18 |
| | 3.1 | Verilog Code, Testbanch Code and Behavioral Simulation | 18 |
| | 3.2 | Rtl and Technology Schematic | 20 |
| | 3.3 | Implementation Parts and Reports | 23 |
| | 3.4 | Behavioral MULTIPLEXER | 23 |
| | 3.5 | Implementation Parts and Comparison Reports | 24 |
| 4 | DE | MUX | 24 |
| | 4.1 | Verilog Code, Testbanch Code and Behavioral Simulation | 24 |
| | 4.2 | Rtl and Technology Schematic | 27 |
| | 43 | Implementation Parts and Reports | 29 |

DECODER

First of all, i prepared a new folder which called "week2" for experiment2. I opened new rtl project called project_1 on experiment2 folder. I created MSI_Library.v as sources and added constrain file which I downloaded from ninova. Then I added true fpga board, as we were asked to do so in the report. And as expected from the assignment, I started writing Decoder verilog code.

$\overline{\mathrm{O}_{13}}$ O_{15} O_{14} O_{12} O_{11} O_{10} O_9 O_8 O_7 O_5 O_4 O_2 O_0 I_0

Truth Table of 4x16 Decoder 1.1

Table 1: Decoder Truth Table

Verilog Code, Testbanch Code and Behavioral Simulation 1.2

I wrote DECODER module in MSI Library. This module have 4- bit inputs with with called IN, and 16- bit output, which called OUT. I wrote this module usin always and case structure as stated in the report. Therefore I did behovioral modelling in module. (Decoder verilog code is available in Listing 1)

And then i created new design source called top_module.v. The same way, I added 8-bit sw, and 4-bit btns as inputs and 8-bit led, 7-bit cat, 4-bit an and finally 1-bit dp as output on the top_module module. (I used the same top_module in the following stages and imported all the desired MSI Components by connecting them to the inputs and outputs as desired. At the relevant stage, I removed the module I was interested in from the comment line and expressed the others as comment lines.) And I instantianed the DECODER module with the name decoder1 in the top module. I connected decoder1 module inputs and outputs to sw,dp,cat and led. Then i connected an output logic 0 and 1as expected. (Top_module verilog, which i used all stages, is code available in Listing 2)

Listing 1: Decoder Verilog Code: Sysyem_Lib.v

```
'timescale 1ns / 1ps
 module DECODER(
      input [3:0] IN,
      output reg [15:0] OUT
      );
      always @(IN)
      begin
      case (IN)
          4'b0000: OUT = 16'b0000000000000001;
          4'b0001: OUT = 16'b0000000000000010;
          4'b0010: OUT = 16'b0000000000000100;
11
          4'b0011: OUT = 16'b000000000001000;
          4'b0100: OUT = 16'b0000000000010000;
          4'b0101: OUT = 16'b000000000100000;
14
          4'b0110: OUT = 16'b000000001000000;
          4'b0111: OUT = 16'b000000010000000;
          4'b1000: OUT = 16'b0000000100000000;
          4'b1001: OUT = 16'b0000001000000000;
          4'b1010: OUT = 16'b0000010000000000;
          4'b1011: OUT = 16'b000010000000000;
20
          4'b1100: OUT = 16'b000100000000000;
          4'b1101: OUT = 16'b001000000000000;
          4'b1110: OUT = 16'b010000000000000;
          4'b1111: OUT = 16'b1000000000000000;
          default: OUT = 16'b000000000000000000000;
      endcase
      end
 endmodule
```

Listing 2: Top_Module Verilog Code

```
input [3:0] btn,
output [7:0] led,
output [6:0] cat,
output [3:0] an,
output dp);

//DEMULTIPLEXER demux1(.D(sw[0]),.S(btn[1:0]),
.0(led[3:0]));
//MULTIPLEXER mux1(.D(sw[3:0]),.S(btn[1:0]),.O(led[0]));
//ENCODER encoder1(.IN(sw[3:0]),.OUT(led[1:0]),.V(led[7]));
DECODER decoder1(.IN(sw[3:0]),.OUT({dp,cat,led}));
assign an = 4'b1110;
endmodule
```

For the simulation, i wrote the testbench, i paid attention to show all cases in testbench code. (For testbench code, the controllers and wires and their top_module connections are the same at all stages, only the test parts are different.) And i made behavioral simulation. (Test bench verilog code is available in L2 and behavioral simulation image is available in Fig1)

Listing 3: Decoder TestBench Verilog Code

```
reg [3:0] BTN;
          wire [7:0] LED;
          wire [6:0] CAT;
          wire [3:0] AN;
          wire DP;
          top_module uut(.sw(SW),.btn(BTN),
              .led(LED),.cat(CAT),.an(AN),.dp(DP));
          initial
               begin
                   SW = 4, b0000;
                   #10 SW=4'b0001;
10
                   #10 SW=4'b0010;
                   #10 SW=4'b0011;
12
                   #10 SW=4'b0100;
13
                   #10 SW=4'b0101;
                   #10 SW=4'b0110;
                   #10 SW=4'b0111;
                   #10 SW=4'b1000;
                   #10 SW=4'b1001;
                   #10 SW=4'b1010;
19
                   #10 SW=4'b1011;
20
                   #10 SW=4'b1100;
                   #10 SW=4'b1101;
22
                   #10 SW=4'b1110;
                   #10 SW=4'b1111;
                   #10
                   $finish;
26
               end
  endmodule
```




Figure 1: Decoder Behavioral Simulation

1.3 RTL and Technology Schematics

For the synthesize and more i added the master constraint file in properly, so i uncomment some leds, switch, buttons and seven-segment display ,and I connected ports as with correct top_module input and output names.(Organized constrain file is available in F2)

```
##Switches
set_property -dict
                                                                                                                                         PACKAGE PIN J15

PACKAGE PIN L16

PACKAGE PIN M13

PACKAGE PIN R15

PACKAGE PIN R17

PACKAGE PIN T18

PACKAGE PIN U18

PACKAGE PIN U18
                                                                                                                                                                                                                                                                      IOSTANDARD LVCMO833 } [get_ports | sw[0] ]]; #IO_L24M_T3_R80_15 Sch=sw[0] IOSTANDARD LVCMO833 } [get_ports | sw[1] ]]; #IO_L5M_T0_D08_TMCCLK_14 Sch=sw[1] IOSTANDARD LVCMO833 } [get_ports | sw[2] ]]; #IO_L5M_T0_D08_TMCE_14 Sch=sw[2] IOSTANDARD LVCMO833 } [get_ports | sw[3] ]]; #IO_L15M_T2_MRCC_14 Sch=sw[4] IOSTANDARD LVCMO833 } [get_ports | sw[4] ]]; #IO_L12M_T1_MRCC_14 Sch=sw[4] IOSTANDARD LVCMO833 } [get_ports | sw[5] ]]; #IO_L7M_T1_D10_14 Sch=sw[5] IOSTANDARD LVCMO833 } [get_ports | sw[5] ]]; #IO_L7M_T1_D10_T4 Sch=sw[6] IOSTANDARD LVCMO833 } [get_ports | sw[6] ]]; #IO_L7M_T0_D07_14 Sch=sw[6]
     set_property -dict
set_property -dict
   ## LEDs
                                                                                                                                                                                                                                                                                                                                                                                                                     | [get_ports { led[0] }]; #IO_LISP_T2_A24_15 Sch=led[0] | [get_ports { led[1] }]; #IO_LISP_T3_RSI_15 Sch=led[1] | [get_ports { led[2] }]; #IO_LISP_T3_RSI_15 Sch=led[2] | [get_ports { led[2] }]; #IO_LISP_T2_A25_15 Sch=led[2] | [get_ports { led[4] }]; #IO_LISP_T1_D11_14 Sch=led[4] | [get_ports { led[4] }]; #IO_LISP_T1_D05_14 Sch=led[4] | [get_ports { led[5] }]; #IO_LISP_T2_A11_D27_14 Sch=led[5] | [get_ports { led[6] }]; #IO_LISP_T2_A14_D30_14 Sch=led[5] | [get_ports { led[7] }]; #IO_LISP_T2_A12_D28_14 Sch=led[7] | [get_ports { led[7] }] | [get_por
## LEDs
set_property -dict
                                                                                                                                               PACKAGE_PIN H17
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 }
                                                                                                                                             PACKAGE_PIN K15
PACKAGE_PIN J13
PACKAGE_PIN N14
PACKAGE_PIN R18
PACKAGE_PIN V17
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 )
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 )
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 )
                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33 )
                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33
                                                                                                                                                PACKAGE PIN U17
                                                                                                                                                                                                                                                                           IOSTANDARD LVCMOS33
                                                                                                                                               PACKAGE_PIN U16
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 }
##7 segment display
set_property -dict
                                                                                                                                       ( PACKAGE PIN T10
( PACKAGE PIN R10
( PACKAGE PIN R10
( PACKAGE PIN R13
( PACKAGE PIN R13
( PACKAGE PIN P15
( PACKAGE PIN D17
( PACKAGE PIN UT3
                                                                                                                                                                                                                                                                       IOSTANDARD LYCMOS33 |
                                                                                                                                                                                                                                                                                                                                                                                                                       [get_ports { cat[0] }]; #io_L24n_T3_A00_D16_14 Sch=ca

[get_ports { cat[1] }]; #io_25_14 Sch=cb

[get_ports { cat[2] }]; #io_25_15 Sch=cc

[get_ports { cat[2] }]; #io_25_15 Sch=cc

[get_ports { cat[4] }]; #io_L13p_T2_ARCc_14 Sch=cc

[get_ports { cat[5] }]; #io_L13p_T3_A10_D26_14 Sch=cc

[get_ports { cat[6] }]; #io_L4p_T0_D04_14 Sch=cc

[get_ports { cat[6] }]; #io_L4p_T0_D04_14 Sch=cc

[get_ports { cat[6] }]; #io_L4p_T0_D04_14 Sch=cc

[get_ports { cat[1] }]; #io_L23p_T3_F0E_B_15 Sch=an[0]

[get_ports { an[1] }]; #io_L23p_T3_F0E_B_15 Sch=an[0]

[get_ports { an[1] }]; #io_L24p_T3_A01_D17_14 Sch=an[2]

[get_ports { an[2] }]; #io_L4p_T3_A01_D17_14 Sch=an[3]

[get_ports { An[4] }]; #io_L4p_T3_A02_D17_14 Sch=an[3]

[get_ports { An[4] }]; #io_L4p_T3_A02_D17_16 Sch=an[3]
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33
   #set_property -dict { PACKAGE_PIN P14
#set_property -dict { PACKAGE_PIN T14
#set_property -dict { PACKAGE_PIN K2
#set_property -dict { PACKAGE_PIN U13
                                                                                                                                                                                                                                                                                                                                                                                                                                  [get_ports { AN[4] }]; #10_L8N_T1_D12_14 Sch-an[4]

[get_ports { AN[5] }]; #10_L14P_T2_SRCc_14 Sch-an[5]

[get_ports { AN[6] }]; #10_L24P_T3_3S Sch-an[6]

[get_ports { AN[6] }]; #10_L23N_T3_A02_D18_14 Sch-an[7]
                                                                                                                                                                                                                                                                               IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                               IOSTANDARD LVCMOS33 }
                                                                                                                                                                                                                                                                                 IOSTANDARD LVCMOS33
                                                                                                                                                                                                                                                                               IOSTANDARD LVCMOS33 }
   ##Buttons
     ##Duttons
set_property -dict { PACKAGE_PIN N17
set_property -dict { PACKAGE_PIN M18
set_property -dict { PACKAGE_PIN P17
set_property -dict { PACKAGE_PIN M17
                                                                                                                                                                                                                                                                         TOSTANDARD LVCMOS33 } [get
                                                                                                                                                                                                                                                                         IOSTANDARD LVCMOS33 )
   #set_max_delay 10 -from [all_inputs] -to [all_outputs]
```

Figure 2: Organized Constrain File

Then, I obtained Rtl and technology schematics by performing Rtl analysis and synthesis, respectively.

It refers to the RTL_ROM (Read-Only Memory) design that we see in the RTL schematic.

RTL ROM is used to provide certain fixed data based on the outputs of the design in the case, as we mentioned in the decoder module.

There are 16 truth tables in total in the technology schematic, and since they have 4 entries, they appear as LUT4 tables. And when we look at the truth table of these tables, we see 16 combinations and outputs related to 4 inputs. In its output, I observed that the combination corresponding to whichever output it was connected to was 1 and the others were 0. That is, each LUT represents a specific output and implements logic expressions related to the input signals.




Figure 3: Decoder RTL Schematic




Figure 4: Decoder Technology Schematic

1.4 Implementation Parts and Reports

Then, I moved on to the implementation phase and examined the timing reports of the implementation results. As can be seen (Fig5), the max delay is 10,530 from s3 to cat4, and the following 3 ports appear to have a delay above +10. To accommodate this, I added a timing constraint to the design, as requested in the report, that would ensure that the circuit's largest pad-to-pad delay was 10ns. I did this by uncommenting the code in the last line of the constrain file.

```
###Set Timing Constrain
set_max_delay 10 -from [all_inputs] -to [all_outputs]
```

And when I came to the implementation step again, I saw that the timing summary had changed and the max_delay had been reduced from sw0 to led7 to 9.774, as I wanted (Fig6). This restriction code I added enabled the design to optimize the delay and keep it at 10ns max.




Figure 5: Decoder Timing Summary No Forcing For Max Delay




Figure 6: Decoder Timing Summary Forcing For Max Delay

Then, I made the module testable on FPGA by creating a bitstream.

2 Priority Encoder

2.1 Truth Table of 4 to 2 Priority Encoder

| I_3 | I_2 | I_1 | I_0 | O_1 | O_0 | V |
|-------|-------|-------|-------|-------|-------|---|
| 0 | 0 | 0 | 0 | x | X | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | X | 0 | 1 | 1 |
| 0 | 1 | X | X | 1 | 0 | 1 |
| 1 | X | X | X | 1 | 1 | 1 |

Table 2: Decoder Truth Table

2.2 Logic Statements of Outputs




Figure 7: O1 = I2 + I3 Statement




Figure 8: O0 = I3 + I1(I2)' Statement




Figure 9: V = I0 + I1 + I2 + I3 Statement

2.3 Logic Diagram




Figure 10: Logic Diagram of the Reduced Statements

2.4 Verilog Code, Testbanch Code and Behavioral Simulation

I wrote the verilog code for the encoder module to have 4-bit input, 2-bit output and 1 V output. In order for the module to exhibit priority encoder behavior, I created a structural code using the reduced statements, which I obtained with the Karnaugh map, on the primitive gates provided by Verilog. (L4).

Listing 4: Priority Encoder with Primitive Gates Verilog Code

```
output [1:0] OUT,
output V );
wire temp1;
wire temp2;
wire temp3;
or or_module(OUT[1],IN[3], IN[2]);
not not_module(temp1, IN[2] );
and and_module (temp2, temp1, IN[1]);
or or_module2(OUT[0], IN[3], temp2);
or or_module3 (temp3, IN[0], IN[1]);
or or_module4 (V, OUT[1], temp3);
endmodule
```

In the top_module I created, I commented the Decoder module then instantiated the Encoder as encoder1. For this, I connected the appropriate inputs and outputs to the encoder1 module as requested: I connected the least significant 4 bits of sw as IN, the least significant two bits of led as Output, and the most significant bit of led as V. (L5)

Listing 5: Top_Module PE Verilog Code

```
input [3:0] btn,
output [7:0] led,
output [6:0] cat,
output [3:0] an,
output dp);
ENCODER encoder1(.IN(sw[3:0]),.OUT(led[1:0]),.V(led[7]));
```

```
assign an = 4'b1110;
endmodule
```

Listing 6: Testbench PE Verilog Code

```
reg [3:0] BTN;
           wire [7:0] LED;
30
           wire [6:0] CAT;
31
           wire [3:0] AN;
32
           wire DP;
           top_module uut(.sw(SW),.btn(BTN),
34
               .led(LED),.cat(CAT),.an(AN),.dp(DP));
           initial
35
               begin
36
                    SW=4, b0000;
                    #10 SW=4'b0001;
                    #10 SW=4'b001x;
                    #10 SW=4'b01xx;
40
                    #10 SW=4'b1xxx;
                    #10
42
                    $finish;
43
                end
  endmodule
```

I performed testbench in both structural and behavioral codes. (Fig11, Fig12) We can also observe the output, as it is stated in the module that the 00 status of the input is not given in the structural one, while in the behavioral case, XX output is given at 00 input.



Figure 11: Structural P Encoder Behavioral Simulation




Figure 12: Behavioral P Encoder Behavioral Simulation

2.5 Rtl and Technology Schematics




Figure 13: Priority Encoder Rtl Schematic




Figure 14: Priority Encoder Technology Schematic

2.6 Implementation Parts and Reports




Figure 15: Priority Encoder with Primitive Gates Implementation Part Report Timing Max Combinational Delay




Figure 16: Priority Encoder with Primitive Gates Implementation Part Utilization Report

2.7 Behavioral Priority Encoder

Listing 7: Priority Encoder Behavioral Verilog Code

```
output reg [1:0] OUT,
output reg V);
always @(IN)
begin
```

```
casex (IN)
                    4'b0000:
18
19
                    begin
                         OUT = 2'bxx; V=0; end
20
                    4'b0001:
21
                    begin
22
                         OUT = 2'b00; V=1; end
                    4'b001x:
                    begin
                         OUT = 2'b01; V=1; end
26
                    4'b01xx:
                    begin
28
                         OUT = 2'b10; V=1; end
29
                    4'b1xxx:
                    begin
31
                         OUT = 2'b11; V=1; end
                endcase
33
          end
34
  endmodule
```

2.8 Implementation Parts and Comparison Reports




Figure 17: Behavioral Priority Encoder Implementation Part Report Timing Max Combinational Delay




Figure 18: Behavioral Priority Encoder Implementation Part Utilization Report

When we compared the behavioral and structured design approaches, I observed that the behavioral design had a lower latency for various reasons, although there was no change in the functioning of the system used.

Behavioral design offers a higher-level approach when defining the functionality of a system. This allows for a clearer determination of what the system is supposed to do early in the design process.

Structural design is used to express more complex structures, but can be more difficult to optimize. This approach emphasizes the physical arrangement of components. It allows design errors to be detected earlier and helps in faster prototyping. In light of this information, it is natural that the behavioral design results in a lower delay, as we expected. To express it numerically, while the structural design delay time was 9.681, a decrease was observed by reducing the behavioral design delay time to 9.330.

Then, I made the module testable on FPGA by creating a bitstream.

3 MULTIPLEXER

I applied many steps in MUX in the same order as in Priority Encoder. Here, I coded the Multiplexer module twice - once for dataflow and once for behavioral. I added the MULTIPLEXER module I created to top_module as multiplexer1, and provided the necessary input outputs as requested. In order to test the module I created, I wrote and simulated a testbench in which I tried appropriate cases. I observed RTL and Technology schematics. Afterwards, I created synthesis, implementation and bitstream in the same way. During the implementation phase, I commented the outputs of both codes below.

3.1 Verilog Code, Testbanch Code and Behavioral Simulation

Listing 8: MUX Verilog Code

```
input [1:0] S,
output 0

input [1:0] S,
o
```

Listing 9: MUX Top_Module Verilog Code

```
input [3:0] btn,
   output [7:0] led,
   output [6:0] cat,
   output [3:0] an,
   output dp);
   MULTIPLEXER mux1(.D(sw[3:0]),.S(btn[1:0]),.O(led[0]));
   assign an = 4'b1110;
endmodule
```

Listing 10: MUX Testbench Verilog Code

```
reg [3:0] BTN;
          wire [7:0] LED;
          wire [6:0] CAT;
          wire [3:0] AN;
49
          wire DP;
          top_module uut(.sw(SW),.btn(BTN),
              .led(LED),.cat(CAT),.an(AN),.dp(DP));
          initial
              begin
53
                   BTN=2'b00; SW=4'b0001;
                   #10 BTN=2'b01; SW=4'b0010;
                   #10 BTN=2'b10; SW=4'b0100;
                   #10 BTN=2'b11; SW=4'b1000;
                   #10
58
                   $finish;
               end
 endmodule
```

What we observed in the simulation with the test bench we wrote to mux is; Depending on the value of the button, whatever value is in that index of the switch is observed on LED[0]. For example, when Btn is 00, sw[0], when Btn is 01, sw[1] button is 10, sw[2] button is 3, current values of sw[3] are displayed on LED [0].



Figure 19: Mux Behavioral Simulation

3.2 Rtl and Technology Schematic




Figure 20: Mux Rtl Schematic




Figure 21: Mux Dataflow Code Technology Schematic




Figure 22: Mux Behavioral Code Technology Schematic

3.3 Implementation Parts and Reports

| From Port | To Port | Max 1 Delay | Max Process Corner | Min Delay | Min Process Corner | |
|-----------|----------|----------------|-----------------------|--------------|-----------------------|--|
| sw[3] | √ led[0] | 9.241 | SLOW | 2.852 | FAST | |
| ▶ btn[0] | √ led[0] | 9.167 | SLOW | 2.787 | FAST | |
| sw[0] | √ led[0] | 8.980 | SLOW | 2.732 | FAST | |
| | √ led[0] | 8.944 | SLOW | 2.678 | FAST | |
| | √ led[0] | 8.634 | SLOW | 2.613 | FAST | |
| btn[1] | √ led[0] | 8.411 | SLOW | 2.513 | FAST | |

Figure 23: Mux Dataflow Code Implementation Part Report Timing Max Combinational Delay




Figure 24: Mux Dataflow Code Implementation Part Utilization Report

3.4 Behavioral MULTIPLEXER

Listing 11: MUX Behavioral Verilog Code

```
input [1:0] S,
   output reg 0

input [2] always @(*)

begin
case (S)

2'b00: 0 = D[0];
2'b01: 0 = D[1];
2'b10: 0 = D[2];
2'b10: 0 = D[3];
default: 0 = 1'b0;
endcase
end
endmodule
```




Figure 25: Mux Behavioral Code Rtl Schematic

3.5 Implementation Parts and Comparison Reports

Both reports came out the same: max combinational delay is 9.241 with sw[3] to led[0] where 1 lut using. We do not observe the timing difference here that we observe in the encoder. Although directly giving the result in the behavioral simulation can save time in many cases, there does not appear to be any delay in timing since there are not many logic gates here. In both cases, max_delay was observed to be 9.241 sw[3]to led[0].

Then, I made the module testable on FPGA by creating a bitstream.

4 DEMUX

4.1 Verilog Code, Testbanch Code and Behavioral Simulation

To create the demux module as requested, I created a structural module using the AND, NOT, TRI gates in the SSI_Library which I created last week. I set top_module according to Demux as it says in the report. I created the testbench by valuing the inputs in order to observe all states of the DEMUX structure.

Listing 12: Demux Verilog Code

```
output [3:0] 0

);

wire temp1;

wire temp2;
```

```
NOT not_S0( .0(temp1),.I(S[0]));
 NOT not_S1(.O(temp2), .I(S[1]));
 wire temp3;
 AND and_NS1NSO(.O(temp3), .I1(temp2),.I2(temp1));
 TRI tri_module00(.0(0[0]), .I(D), .E(temp3));
vire temp4;
AND and_NS1SO(.O(temp4), .I1(temp2),.I2(S[0]));
75 TRI tri_moduleO1(.O(O[1]), .I(D), .E(temp4));
vire temp5;
78 AND and_S1NSO(.O(temp5), .I1(S[1]),.I2(temp1));
79 TRI tri_module02(.0(0[2]), .I(D), .E(temp5));
80
81 wire temp6;
82 AND and_S1SO(.O(temp6), .I1(S[1]),.I2(S[0]));
83 TRI tri_moduleO3(.O(O[3]), .I(D), .E(temp6));
 endmodule
```

Listing 13: Top_Module Demux Verilog Code

```
input [3:0] btn,
  output [7:0] led,
  output [6:0] cat,
  output [3:0] an,
  output dp);

DEMULTIPLEXER demux1(.D(sw[0]),.S(btn[1:0]), .O(led[3:0]));
  assign an = 4'b1110;
endmodule
```

Listing 14: Demux Testbench Verilog Code

```
#10 BTN=2'b10;
#10 BTN=2'b11;
98 #10
99 $finish;
100 end
101 endmodule
```

What we observed on Demux's test bench; According to the value of the two-bit buttons, the index of the LED at that value (if the button is 11, it is led[3], if the button is 00, it is led [0], if the button is 01, it is led [1, if it is button10, it is led[2]), whichever value the switch is on at that moment. Here, we have observed that our module is correct by giving 0 and 1 values to the switches.



Figure 26: Demux Behavioral Simulation

4.2 Rtl and Technology Schematic




Figure 27: Demux Rtl Schematic




Figure 28: Demux Technology Schematic

4.3 Implementation Parts and Reports




Figure 29: Demux Report Timing Summary Combinational Delays




Figure 30: Demux Utilization Summary

Then, I made the module testable on FPGA by creating a bitstream.