

---

# **DIGITAL SYSTEM DESIGN APPLICATIONS**

---

## **Experiment 1**

### **SSI Components**

**Berfin Duman**  
040190108

## Contents

<b>1</b>	<b>AND GATE</b>	<b>3</b>
1.1	Verilog Code, Testbench Code and Behavioral Simulation . . . . .	3
1.2	Synthesis Reports . . . . .	4
1.3	RTL and Technology Schematics . . . . .	5
1.4	Post Synthesis Timing Simulation . . . . .	6
1.5	Create Top Module and Analysis . . . . .	9
<b>2</b>	<b>OTHER GATES for SSI LIBRARY</b>	<b>12</b>
2.1	Create Gates Modules on SSILib.v . . . . .	12
2.2	Top_Module . . . . .	14
2.3	Testbench . . . . .	15
2.4	Behavioral Simulation . . . . .	15
2.5	RTL and Technology Schematic . . . . .	15
2.6	Generate Bitstream . . . . .	15
<b>3</b>	<b>Research Topics</b>	<b>16</b>
3.1	Look-Up Table (LUT) . . . . .	16
3.2	Fan-In and Fan-Out . . . . .	16
3.3	Setup Time and Hold Time Delays . . . . .	17

# 1 AND GATE

## 1.1 Verilog Code, Testbench Code and Behavioral Simulation

As mentioned in the homework introduction report, I added my FPGA board as in the 2nd method. Since I used the 100T (100 LUT) model in the previous lesson, I created my FPGA board accordingly and created my SSILibrary.v file. I started my project by adding the Constrain file provided in Ninova to the project.

The SSILibrary.v file is actually created with a sample module created with its own name. However, by deleting this, I created an AND module as mentioned in the first step and wrote the verilog code as requested.

Listing 1: And Gate Verilog Code: Sysyem\_Lib.v

```
1 'timescale 1ns / 1ps
2
3 module AND(
4     input I1, I2,
5     output O
6 );
7     assign O = I1 & I2;
8 endmodule
```

I wrote testbench to test Verilog code and got the first results with behavioral simulation. There is no delay in this simulation because we have not connected the hardware yet.

Listing 2: And Gate Test Banch

```
1 'timescale 1ns / 1ps
2 module and_tb;
3 reg inp1, inp2;
4 wire out;
5 AND uut(.O(out),.I1(inp1),.I2(inp2));
6 initial
7 begin
8
9 inp1=1'b0; inp2=1'b0;
10 #10 inp1=1'b1; inp2=1'b0;
11 #10 inp1=1'b0; inp2=1'b1;
12 #10 inp1=1'b1; inp2=1'b1;
13 #10
14 $finish;
15 end
16 endmodule
```

As seen in Figure 1, the input values cover the output in the context of AND logic at the intervals (10 ns) we provide in the testbench.




Figure 1: And Gate Behavioral Simulation

## 1.2 Synthesis Reports

Since there was no problem in our first simulation, I moved on to the synthesis part. And as requested, I received the truth table, Utilization report and timing reports- combinational delays and maximum combinational path delay. You can see it in Figures 2, 3 and 4 respectively. Maximum combinational path delay is 6.730ns as seen on the I2 port to O port.

Cell Properties			
O_OBUF_inst_i_1			
I1	I0	O=I0 & I1	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

Edit LUT Equation...

Properties Power Nets Cell Pins Truth Table

Figure 2: And Gate Truth Table

The truth table we obtained from the synthesis result provides the and gate logic operator as we wanted (Fig2).




Figure 3: Utilization Summary Report for And Gate




Figure 4: Combination Delays Report for And Gate

### 1.3 RTL and Technology Schematics

While RTL design only describes the function of the design and represents it at the logical level (here, logic gates), the technology level is based on design synthesis results and includes the physical implementation (LUT) of the design. While we can directly observe the AND gate in the RTL schematic of our AND module, we see the truth table created by AND Gate in the Technology schematic. In both cases, the AND gate function is the same (FIG 5 , FIG 6).




Figure 5: RTL Schematic of And Gate




Figure 6: Technology Schematic of And Gate

## 1.4 Post Synthesis Timing Simulation

After creating the synthesis, the Post-synthesis timing simulation section opens in the simulation part. When we simulate it again in this way, the output we get will look like Figure 7. This time, some delay is observed. After synthesis, we get the first information about the delay that will appear in the hardware when our code runs, but this information is not as accurate as the delay value we received in the implementation because we do not yet have the information where our FPGA places the delays. additional You can see the simulation code on listing 6 .




Figure 7: Post Synthesis Timing Simulation for And Gate

Listing 3: Post-synthesis simulation model -1

```

1 // Design      : AND Device      : xc7a100tcsg324-1
2 // Purpose     : This verilog netlist is a timing simulation
   representation of the design and should not be modified or
   synthesized.
3 `timescale 1 ps / 1 ps
4 `define XIL_TIMING
5 (* NotValidForBitStream *)
6 module AND
7     (I1,I2,0);
8     input I1, I2;
9     output 0;
10    wire I1;
11    wire I1_IBUF;
12    wire I2;
13    wire I2_IBUF;
14    wire 0;
15    wire 0_OBUF;

```

Listing 4: Post-synthesis simulation model -2

```

1 initial begin
2     $sdf_annotate("and_tb_time_synth.sdf",,,, "tool_control");
3 end
4     IBUF I1_IBUF_inst
5         (.I(I1),
6          .O(I1_IBUF));
7     IBUF I2_IBUF_inst
8         (.I(I2),
9          .O(I2_IBUF));
10    OBUF 0_OBUF_inst
11        (.I(0_OBUF),
12         .O(0));
13    LUT2 #(
14        .INIT(4'h8))
15    0_OBUF_inst_i_1
16        (.IO(I1_IBUF),
17         .I1(I2_IBUF),
18         .O(0_OBUF));
19 endmodule

```

Listing 5: Post-synthesis simulation model -3

```

1 'ifndef GLBL
2 'define GLBL
3 'timescale 1 ps / 1 ps
4 module glbl ();
5     parameter ROC_WIDTH = 100000;
6     parameter TOC_WIDTH = 0;
7     parameter GRES_WIDTH = 10000;
8     parameter GRES_START = 10000;
9     //----- STARTUP Globals -----
10    wire GSR,GTS,GWE, PRLD,GRESTORE;
11    tri1 p_up_tmp;
12    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;
13    wire PROGB_GLBL;
14    wire CCLKO_GLBL;
15    wire FCSBO_GLBL;
16    wire [3:0] DO_GLBL;
17    wire [3:0] DI_GLBL;
18    reg GSR_int;
19    reg GTS_int;
20    reg PRLD_int;
21    reg GRESTORE_int;

```

Listing 6: Post-synthesis simulation model -4

```

1 //----- JTAG Globals -----
2    wire JTAG_TDO_GLBL;
3    wire JTAG_TCK_GLBL;
4    wire JTAG_TDI_GLBL;
5    wire JTAG_TMS_GLBL;
6    wire JTAG_TRST_GLBL;
7    reg JTAG_CAPTURE_GLBL;
8    reg JTAG_RESET_GLBL;
9    reg JTAG_SHIFT_GLBL;
10   reg JTAG_UPDATE_GLBL;
11   reg JTAG_RUNTEST_GLBL;
12   reg JTAG_SEL1_GLBL = 0;
13   reg JTAG_SEL2_GLBL = 0 ;
14   reg JTAG_SEL3_GLBL = 0;
15   reg JTAG_SEL4_GLBL = 0;
16   reg JTAG_USER_TD01_GLBL = 1'bz;
17   reg JTAG_USER_TD02_GLBL = 1'bz;
18   reg JTAG_USER_TD03_GLBL = 1'bz;
19   reg JTAG_USER_TD04_GLBL = 1'bz;

```



Listing 7: Post-synthesis simulation model -5

```

1  assign (strong1, weak0) GSR = GSR_int;
2  assign (strong1, weak0) GTS = GTS_int;
3  assign (weak1, weak0) PRLD = PRLD_int;
4  assign (strong1, weak0) GRESTORE = GRESTORE_int;
5  initial begin
6  GSR_int = 1'b1; PRLD_int = 1'b1;
7  #(ROC_WIDTH)
8  GSR_int = 1'b0;
9  PRLD_int = 1'b0;
10 end
11 initial begin
12 GTS_int = 1'b1;
13 #(TOC_WIDTH)
14 GTS_int = 1'b0;
15 end
16 initial begin
17 GRESTORE_int = 1'b0; #(GRES_START);
18 GRESTORE_int = 1'b1;  #(GRES_WIDTH);
19 GRESTORE_int = 1'b0;
20 end
21 endmodule
22 'endif

```

## 1.5 Create Top Module and Analysis

I uncommented the switches and LEDs commented in the constrain file that I added when opening the project. I created the new verilog file, which I will call Top\_module. The Top\_module file I added takes 16 bit input and gives 8 bit output. And I added an AND module with instance name AND\_GATE to Top\_ Module.

Listing 8: Top\_Module Verilog Code

```

1  'timescale 1ns / 1ps
2  module Top_module(
3      input  [15:0] IN,
4      output [7:0] OUT
5  );
6      AND AND_GATE(.O(OUT[0]), .I1(IN[0]), .I2(IN[1]));
7
8  endmodule

```

In order to match my Verilog code with the FPGA's switches and LEDs, I remove the comment line of 16 of the Switches, this is because the input of my Top\_Module takes 16 bit input; Likewise, I removed the comment line of 8 of the LEDs and created an 8-bit output as I mentioned in the top module. Again, I adapt the names of the variables in the switches

and LEDs to suit my Top\_Module. (Fig 8)

```

9
10
11 : #Switches
12 : set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [get_ports { IN[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
13 : set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [get_ports { IN[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
14 : set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { IN[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
15 : set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [get_ports { IN[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
16 : set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { IN[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
17 : set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports { IN[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
18 : set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { IN[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19 : set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [get_ports { IN[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
20 : set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS18 } [get_ports { IN[8] }]; #IO_L24N_T3_34 Sch=sw[8]
21 : set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS18 } [get_ports { IN[9] }]; #IO_25_34 Sch=sw[9]
22 : set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [get_ports { IN[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23 : set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [get_ports { IN[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24 : set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [get_ports { IN[12] }]; #IO_L24P_T3_35 Sch=sw[12]
25 : set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { IN[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26 : set_property -dict { PACKAGE_PIN U11 IOSTANDARD LVCMOS33 } [get_ports { IN[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
27 : set_property -dict { PACKAGE_PIN V10 IOSTANDARD LVCMOS33 } [get_ports { IN[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29 : ## LEDs
30 : set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports { OUT[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
31 : set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [get_ports { OUT[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
32 : set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports { OUT[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
33 : set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { OUT[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
34 : set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports { OUT[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
35 : set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports { OUT[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
36 : set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports { OUT[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
37 : set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { OUT[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
38 : #set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports { LED[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
39 : #set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS33 } [get_ports { LED[9] }]; #IO_L14N_T2_SRC0_14 Sch=led[9]
40 : #set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports { LED[10] }]; #IO_L22P_T3_A05_D21_14 Sch=led[10]

```

Figure 8: Constran File for Implement Top\_Module

Then I synthesized and implemented Top\_Module.




Figure 9: Utilization Summary of Synthesis Part of Top Module

First of all, it should be noted that while the timing summary of AND's synthesis and Top\_Module's synthesis is the same, but the utilization summary is different. The reason for this is that we expect an 8-bit output in the Top Module, so the IO usage has increased from 3 to  $(2(\text{in})+8(\text{out}) = 10)$ .

Secondly, when we look at implementation and synthesis, The results were in line with what we expected; the delay seen in synthesis is more optimistic. Because "In synthesis, the tool

Combinational Delays					
From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
IN[0]	OUT[0]	6.728	SLOW	2.189	FAST
IN[1]	OUT[0]	6.730	SLOW	2.191	FAST

Figure 10: Timing Summary of Synthesis Part of Top Module




Figure 11: Utilization Summary of Implementation Part of Top Module

generates estimated path delays based on applied logical structures, although these estimates may be highly idealized.” However, the implementation takes into account the physical limitations of the FPGA (physical distances and connections). So maximum combinational path delay is 6.730ns as seen on the I[0] port for synthesis part and maximum combinational path delay is 8.362ns as seen on the I[0] port for the implementation part. (Fig10 ,Fig12) After completing the synthesis and implementation, I completed the first part by creating bitstream.

Combinational Delays					
From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
IN[0]	OUT[0]	8.251	SLOW	2.403	FAST
IN[1]	OUT[0]	8.362	SLOW	2.477	FAST

Figure 12: Timing Summary of Implementation Part of Top Module

## 2 OTHER GATES for SSI LIBRARY

### 2.1 Create Gates Modules on SSI\_Lib.v

I created a second project to show it better during class. Likewise, I created my SSI\_Librar.v file by completing the steps of selecting the FPGA board and loading the constrain file.

In this verilog file, I created the AND, OR, NOT, NAND, NOR, EXOR EXNOR and TRI modules in the SSI\_Lib file as desired. Then, I added all the modules I created and all these logic gates under Top\_module.

I defined AND, OR and NOT modules with logic operators along with the desired inputs and outputs:

Listing 9: AND, OR, NOT Verilog Modules

```
1 module AND(  
2     output O,  
3     input I1, I2  
4 );  
5     assign O= I1&I2;  
6 endmodule  
7 module OR(  
8     output O,  
9     input I1, I2  
10 );  
11     assign O= I1|I2;  
12 endmodule  
13  
14 module NOT(  
15     output O,  
16     input I  
17 );  
18     assign O= !I;  
19 endmodule
```

I defined the NOR and NAND modules using always blocks with the desired inputs and outputs:

Listing 10: NAND, NOR, Verilog Modules

```
1 module NAND(  
2     output reg O,  
3     input  I1,I2  
4 );  
5     always @(I1,I2)  
6     begin  
7         O = !(I1 & I2);  
8     end  
9 endmodule  
10 module NOR(  
11     output reg O,  
12     input  I1,I2  
13 );  
14     always @(I1,I2)  
15     begin  
16         O = !(I1 | I2);  
17     end  
18 endmodule
```

I defined the EXOR and EXNOR modules using LUT2 primitives with the desired inputs and outputs:

Listing 11: EXOR Verilog Modules

```
1 I defined the EXOR and EXNOR modules using LUT2 primitives  
   with the desired inputs and outputs:  
2 module EXOR(I1,I2,O);  
3     input  I1;  
4     input  I2;  
5     output O;  
6     LUT2 # (  
7         .INIT ( 4'b0110 )  
8     ) LUT2_inst  
9     (  
10        .O ( O ),  
11        .IO( I1 ),  
12        .I1( I2 )  
13    );  
14 endmodule
```

Listing 12: EXNOR Verilog Modules

```

1 module EXNOR(
2     output 0,
3     input I1,I2
4 );
5     LUT2 #(
6         .INIT ( 4'b1001 )
7     ) LUT2_inst1
8     (
9         .IO( I1 ),
10        .I1( I2 ),
11        .O ( 0 )
12    );
13 endmodule

```

Finally, I created the TRI module using the conditional operator:

Listing 13: TRI Verilog Modules

```

1 module TRI(
2     output 0,
3     input I,E
4 );
5     assign 0 = (E==1) ? I : 1'bz;
6 endmodule

```

## 2.2 Top\_Module

I added the other gates to the Top\_Module file I created in the previous stage and made the necessary input and output connections.

Listing 14: Top\_Module

```

1 `timescale 1ns / 1ps
2 module Top_Module(input [15:0] IN,
3 output [7:0] OUT);
4     AND AND_GATE(.O(OUT[0]), .I1(IN[0]), .I2(IN[1]));
5     OR OR_GATE(.O(OUT[1]), .I1(IN[2]), .I2(IN[3]));
6     NOT NOT_GATE(.O(OUT[2]), .I(IN[4]));
7     NAND NAND_GATE(.O(OUT[3]), .I1(IN[5]), .I2(IN[6]));
8     NOR NOR_GATE(.O(OUT[4]), .I1(IN[7]), .I2(IN[8]));
9     EXOR EXOR_GATE(.O(OUT[5]), .I1(IN[9]), .I2(IN[10]));
10    EXNOR EXNOR_GATE(.O(OUT[6]), .I1(IN[11]), .I2(IN[12]));
11    TRI TRI_GATE(.O(OUT[7]), .I(IN[13]), .E(IN[14]));
12 endmodule

```

I connected the switches and LEDs in the Constrains file to Top\_module inputs and outputs.

## 2.3 Testbench

I wrote testbench to move on to the simulation step. What I paid attention to here was to write a testbench file so that I could check the accuracy of each gate.

```

`timescale 1ns / 1ps

module and_tb;
  reg inp1, inp2;
  wire out;
  AND uut(.O(out), .I1(inp1), .I2(inp2));

  initial
  begin

    inp1=1'b0; inp2=1'b0;
    #10 inp1=1'b1; inp2=1'b0;
    #10 inp1=1'b0; inp2=1'b1;
    #10 inp1=1'b1; inp2=1'b1;
    #10
    $finish;
  end
endmodule

```

Figure 13: Testbench of Top\_Module -1

## 2.4 Behavioral Simulation

The behavioral simulation result I obtained according to the test banch which I created. (The simulation result (Fig 14) was as I expected.)

## 2.5 RTL and Technology Schematic

As in the And section, here, in the RTL schematic, all of them are created with gates except for the module that we specifically introduced with LUT2, while in the technology schematic, each module is created with LUT2. You can check it out in Fig 15 and Fig 16.

## 2.6 Generate Bitstream

After the synthesis and implementation analyses, Bitstream was produced and made testable on FPGA. Synthesis and analysis throughout the entire process yielded the results I expected.




Figure 14: Behavioral simulation of Top\_Module

### 3 Research Topics

#### 3.1 Look-Up Table (LUT)

A Look-Up Table (LUT) is a fundamental component used in digital logic design. It is one of the building blocks in programmable logic devices like FPGAs. A LUT stores a table representing a logical function with a specific number of inputs (e.g., 2, 4, 6 inputs). This table contains an output value for each possible combination of inputs. For example, a 2-input LUT stores 4 output values for four different input combinations.

LUTs form the basic structure of programmable logic devices, particularly FPGAs. In FPGA design, LUTs are programmed to perform specific logical functions specified by the user. This programming defines the content and connections within the LUTs. LUTs are commonly used to implement complex logical operations and play a crucial role in FPGA designs.

#### 3.2 Fan-In and Fan-Out

Fan-in refers to the number of inputs a logic gate has, while fan-out indicates how many other logic gates a gate's output is connected to. Fan-in and fan-out values impact the complexity and performance of logical designs.

A high fan-in value implies that a logic gate has many inputs, allowing it to perform more complex logical operations but potentially increasing delays. A high fan-out value means that a logic gate has many outputs, which can be used to drive multiple logic components but may increase the gate's propagation delays.

Fan-in and fan-out values affect the timing requirements and delays in a design. Optimal fan-in and fan-out levels need to be carefully chosen to optimize design performance and meet timing requirements.






Figure 15: RTL Schematic of Top\_Module

### 3.3 Setup Time and Hold Time Delays

Setup time is the duration required for an input signal to be stable and meet specific voltage and timing criteria before a clock edge. It represents the minimum time the input should be stable before the clock edge to ensure reliable data capture.

Hold time is the duration required for an input signal to remain stable after a clock edge. It indicates the minimum time the input must remain stable after the clock edge to avoid erroneous data capture.

Setup time and hold time delays influence the operation of flip-flops and other storage elements in digital circuits. These delays need to be carefully calculated and optimized to meet design timing requirements and ensure the proper functioning of storage elements. Violating these timing constraints can lead to incorrect operation and undesired outcomes in the design.




Figure 16: Technology Schematic of Top.Module