
DIGITAL SYSTEM DESIGN APPLICATIONS

Experiment 8

Image Processing System

Berfin Duman

040190108

Contents

1	Code Description	3
2	Codes	5
2.1	Timing Report	12
2.2	Where We Made Mistakes	12

1 Code Description




Figure 1: Top level schematic of the image processing system.

Figure 1: image processing system




Figure 2: parallel convolution

Before creating the Bram diagram, I wrote the RTL modules that I would use in the image processing system. These:

- input_controller
- CONV128
- output_controller

Input_Controller: It takes Conv_run and kernel parameters, sends the address variable to BRAM 1 and the relevant weight to the Conv128 module. Frankly, this is an important module and its algorithm must be well designed. Here, we performed the addressing and related weighting process using the counter counter. When counter is at 00, weight is -1,-1,-1; when counter is at 01, weight is -1.8-1; When counter is at 10, weight is -1,-1,-1;

The addressing process proceeds line by line as 0,1,2,1,2,3,2,3,4 as shown in the parallel convolution image by keeping temperature as an adr variable.

BRAM1: It is the photo that has not undergone convolution.

BRAM2: It is the version of the photo created after convolution.

The Conv128 module first assigns the data it receives from BRAM to 24-bit values, and this assignment process also takes place in accordance with parallel convolution. It puts these 24 data into 128 convolution calculations in parallel, using the weights from the control module. It transmits the output to the output controls.

While the output controls write to BRAM2 again, it fills BRAM2 by using the counter counter to print one line after every three clocks. I also printed the testbench results to the file named output.txt while BRAM2 was filling up.




Figure 3: Block Design Diagram

2 Codes

Listing 1: mults module

```

1 'timescale 1ns / 1ps
2 'timescale 1ns / 1ps
3
4 module multb(
5 input signed [8:0] A,
6 input signed [8:0] B,
7 output reg signed [17:0] result
8 );
9 always @(*)
10 begin
11     result <= A & B ;
12 end

```

```

13 endmodule
14
15
16 module adderb(
17 input signed [17:0] A,
18 input signed [17:0] B,
19 output reg signed [17:0] result
20 );
21 always @(*)
22 begin
23     result <= A + B ;
24 end
25 endmodule
26
27 module MAC(
28 input clk, rst,
29 input signed [23:0] data,
30 input signed [26:0] weight,
31 output reg signed [19:0] result);
32 wire signed [17:0] product [2:0];
33 wire signed [17:0] sum [1:0];
34 multb multb1(.A($signed({1'b0,data[7:0]})), .B(weight[8:0]),
35     .result(product[0]));
36 multb multb2(.A($signed({1'b0,data[15:8]})), .B(weight[17:9]),
37     .result(product[1]));
38 multb multb3(.A($signed({1'b0,data[23:16]})),
39     .B(weight[26:18]), .result(product[2]));
40 adderb adderb1(.A(product[0]),.B(product[1]),.result(sum[0]));
41 adderb adderb2(.A(product[2]),.B(sum[0]),.result(sum[1]));
42
43 reg [1:0] count;
44 always @(posedge clk or posedge rst )
45     if (rst) begin
46         result <= 20'd0;
47         count <= 2'b00;
48     end
49
50     else begin
51         if (count==2'b00) begin
52             count <= count + 1;
53             result =sum[1];
54             //result_temp =sum[1];
55         end
56         else if (count==2'b01) begin
57             count <= count + 1;

```

```

55         //result_temp <= result_temp + sum[1];
56         //result= result_temp + sum[1];
57         result= result + sum[1];
58     end
59     else if (count == 2'b10) begin
60         count <= 2'b00;
61         result = result + sum[1];
62     end
63 end
64 endmodule
65
66 module MAC_Normalize(
67     input signed [19:0] data,
68     output reg [7:0] result
69 );
70     always @(*)
71     begin
72         // Normalize the 20-bit data to an 8-bit result
73         if (data>255)      result <= 8'b11111111; // Map values
74             greater than 255 to 255
75         else if (data<0)   result <= 8'b0;      // Map values less
76             than 0 to 0
77         else               result <= data[7:0]; // Map values
78             within [0, 255] directly
79     end
80 endmodule
81
82 module CONV(
83     input clk, rst,
84     input signed [23:0] data,
85     input signed [26:0] weight,
86     output [7:0] result
87 );
88     wire signed [19:0] temp_res;
89     MAC mac1 (.clk(clk), .rst(rst), .data(data), .weight(weight),
90         .result(temp_res));
91     MAC_Normalize mac_norm (.data(temp_res), .result(result));
92 endmodule
93
94 module CONV128(
95     input clk, rst,
96     input signed [1039:0] data ,
97     input signed [26:0] weight,
98     output [1023:0] result ); //reg

```

```

96 genvar i;
97 //wire [7:0] res_temp [127:0];
98 generate
99 for (i=0; i<128; i=i+1)
100 begin
101     CONV conv2 (.clk(clk), .rst(rst),.data(data[(i+3)*8-1:
102         i*8]),.weight(weight),.result(result[(i+1)*8-1:i*8]));
103 /*
104     always @(*)
105     if (rst)
106     begin
107         result <= 1024'b0;
108     end
109     else begin
110         result[(i+1)*8-1:i*8] <= res_temp;
111     end
112 */
113 end
114 endgenerate
115 endmodule
116 /*
117 module top_bram1(
118     input ena, clk,
119     input [7:0] address,
120     output [1023:0] data);
121     bram1
122         bram_ins(.clka_0(clk),.addra_0(address),.ena_0(ena),.douta_0(data));
123 endmodule
124 /*
125 module control_input(
126     input clk, reset,
127     input conv_run,
128     input signed [80:0] kernel,
129     output reg enable_ram,
130     output reg [7:0] address_ram,
131     output reg signed [26:0] weight
132 );
133     reg [7:0] adr;
134     reg [1:0] counter;
135     always @(posedge clk or posedge reset )
136         if (reset) begin
137             address_ram <= 8'b00;
138             enable_ram <= 8'b0;
139             counter <= 2'b00;

```



```

139         weight <= kernel[26:0]; //27b
140     end
141     else begin
142     if (conv_run)
143     begin
144         enable_ram <= 1;
145         case(counter)
146         2'b00:
147             begin
148                 counter <= counter + 1;
149                 address_ram <= address_ram+ 1;
150                 weight <= kernel[53:27];
151             end
152         2'b01:
153             begin
154                 counter <= counter + 1;
155                 adr<= address_ram;
156                 address_ram <= address_ram + 1;
157                 weight<= kernel[80:54];
158             end
159         2'b10:
160             begin
161                 counter <= 2'b00;
162                 address_ram <= adr;
163                 weight<= kernel[26:0];
164             end
165         default: counter=00;
166         endcase
167     end
168     else
169         enable_ram<=0;
170     end
171 endmodule
172
173 module output_control(
174 input clk, reset,
175 input signed [1023:0] data,
176 output reg conv_done,
177 output reg [6:0] ram_addres,
178 output reg signed [1023:0] data_out);
179 reg [1:0] counter;
180 always @(posedge clk or posedge reset )
181 begin

```

```

184         if (reset) begin
185             counter <= 2'b00;
186             ram_addres <=0;
187             data_out <=0;
188             conv_done <=0;
189         end
190         else begin
191
192             counter <= counter + 1;
193
194             if (counter == 2'b10)
195                 begin
196                     data_out<=data;
197                     ram_addres <= ram_addres + 1;
198                     counter <= 2'b00;
199                 end
200             end
201     end
202     always @(posedge clk)
203     begin
204         if (ram_addres==127)
205             begin
206                 conv_done <=1;
207                 ram_addres <=0;
208                 counter <= 2'b00;
209                 data_out <=0;
210             end
211     end
212 endmodule

```

Listing 2: top_tb.v

```

1  'timescale 1ns / 1ps
2  'timescale 1ns / 1ps
3  module TOP(
4  input clk,rst,conv_run,
5  output [1023:0] data_end,
6  output conv_done);
7
8  wire signed [7:0] result [127:0];
9  wire ram_addres;
10 reg [71:0] kernel;
11 reg wea_b2;
12 initial
13 begin
14 assign wea_b2=1'b1;

```

```

15 assign kernel= 72'b11111111_11111111_11111111_11111111_
16 10000000_11111111_11111111_11111111_11111111;
17 end
18
19 bram1 bram_ins(.ena_0(1'b1),.wea_0(1'b0),
    .wea_1(wea_b2),.clka_0(clk),.reset_0(rst),
    .conv_run_0(conv_run),.kernel_0(kernel),.douta_0(data_end),
    .conv_done_0(conv_done));
20
21 always @(posedge conv_done)
22 if (conv_done==1)
23 begin
24 assign wea_b2 = 1'b0;
25 end
26
27 endmodule

```

Listing 3: multisigned module

```

1 `timescale 1ns / 1ps
2
3
4 module top_tb();
5 reg clk;
6   reg reset;
7   reg conv_run;
8
9   wire conv_done;
10  wire [1023:0] data_out;
11
12  TOP top_unit (
13    .clk(clk),
14    .rst(reset),
15    .conv_run(conv_run),
16    .conv_done(conv_done),.data_end(data_out));
17
18  initial begin
19    #10 reset = 1; clk=1'b1; conv_run = 1;
20    #2 reset = 0;
21
22  end
23
24  always #20 clk = ~clk;
25
26 endmodule

```

Unconstrained Paths - NONE - NONE - Hold											
Name	Slack	Levels	Routes	High Fanout	From	To	Total ...	Logic Delay	Net Delay	Requirement	Source C
Path 11	∞	2	2	2	bram_ins/co_reg[0]_C/C	bram_ins/co_reg[0]_C/D	0.381	0.245	0.136	-∞	
Path 12	∞	2	2	2	bram_ins/co_reg[10]_C/C	bram_ins/co_reg[10]_C/D	0.381	0.245	0.136	-∞	
Path 13	∞	2	2	2	bram_ins/co_reg[11]_C/C	bram_ins/co_reg[11]_C/D	0.381	0.245	0.136	-∞	
Path 14	∞	2	2	2	bram_ins/co_reg[12]_C/C	bram_ins/co_reg[12]_C/D	0.381	0.245	0.136	-∞	
Path 15	∞	2	2	2	bram_ins/co_reg[13]_C/C	bram_ins/co_reg[13]_C/D	0.381	0.245	0.136	-∞	
Path 16	∞	2	2	2	bram_ins/co_reg[14]_C/C	bram_ins/co_reg[14]_C/D	0.381	0.245	0.136	-∞	
Path 17	∞	2	2	2	bram_ins/co_reg[15]_C/C	bram_ins/co_reg[15]_C/D	0.381	0.245	0.136	-∞	
Path 18	∞	2	2	2	bram_ins/co_reg[16]_C/C	bram_ins/co_reg[16]_C/D	0.381	0.245	0.136	-∞	
Path 19	∞	2	2	2	bram_ins/co_reg[17]_C/C	bram_ins/co_reg[17]_C/D	0.381	0.245	0.136	-∞	
Path 20	∞	2	2	2	bram_ins/co_reg[18]_C/C	bram_ins/co_reg[18]_C/D	0.381	0.245	0.136	-∞	

Figure 5: Hold Delay

2.1 Timing Report

Unconstrained Paths - NONE - NONE - Setup											
Name	Slack	Levels	Routes	High Fanout	From	To	Total ...	Logic Delay	Net Delay	Requirement	Source C
Path 1	∞	18	18	19	bram_ins/bl_/CLKARDCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 2	∞	18	18	57	bram_ins/b_/CLKBWRCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 3	∞	18	18	57	bram_ins/b_/CLKBWRCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 4	∞	18	18	57	bram_ins/b_/CLKBWRCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 5	∞	18	18	57	bram_ins/b_/CLKBWRCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 6	∞	18	18	57	bram_ins/b_/CLKARDCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 7	∞	18	18	57	bram_ins/b_/CLKARDCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 8	∞	18	18	57	bram_ins/b_/CLKARDCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 9	∞	18	18	57	bram_ins/b_/CLKARDCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	
Path 10	∞	18	18	57	bram_ins/b_/CLKBWRCLK	bram_ins/CO_reg[19]/D	12.167	8.210	3.957	∞	

Figure 4: Setup Delay

Delay is equal to 12.167ns and max clock freq is equal to $1/12.167\text{ns}=82.218\text{Mhz}$




Figure 6: Utilization Report

2.2 Where We Made Mistakes

When we look at the photos, in the first MATLAB images, contrary to expectations, it seems that the white parts of our output are black and the white parts are white. In the last output in txt format, it is clearly seen that the edges of the result are perceived as

expected. Here, we see that the error is in the multiplication part in the MAC as a result of our analysis. For this purpose, when we test it by assigning 0 to the values after 255 and 255 to the negative values for trial purposes, we can see that the corners are actually found.




Figure 7: Matlab Results




Figure 8: Another Matlab Results



output img

Figure 9: Output IMG



Figure 10: Output IMG TXT Figure