# DIGITAL SYSTEM DESIGN APPLICATIONS

## Project-2 SEQUENTIAL CIRCUITS

GROUP-2 Elif ÇATIKKAŞ 040190094

Berfin DUMAN 040190108

#### 1000/0000 Detector

Since the penultimate digit of the student number is 0, we gave the value 0000 to A, and the value 1000 to B because the last digit is 8. Thus, the values we needed to detect within the scope of the project were determined.

 $A \to 0000$ 

 $B \to 1000$ 

Firstly, to better observe our states, we performed state encoding, preventing any potential confusion in the later stages of the project. During state encoding, we considered each updated step as a state to be detected in the numbers. Using a more compact encoding for states can reduce the number of flip-flops required to implement the FSM. For example, using binary encoding would require more flip-flops than using one-hot encoding for the same number of states.


 $1000 \Rightarrow 1-10-100-1000$  $0000 \Rightarrow 0-00-000-0000$ 

s0	0000
s1	0001
s2	0010
s3	0011
s4	0100
s5	0101
s6	0110
s7	0111
s8	1000
·	

State	Next State , Output			
	x = 0	x = 1		
s0	s5,0	s1,0		
s1	s2	s1,0		
s2	s3	s1,0		
s3	s4,1	s1,0		
s4	s8,1	s1,0		
s5	s6,0	s1,0		
s6	s7,0	s1,0		
s7	s8,1	s1,0		
s8	s8,1	s1,0		

After this state encoding process, we created a State Table without any reduction. The State Table without any reduction in a project serves as a comprehensive reference that outlines all possible states and their corresponding transitions, without applying simplifications or optimizations. This unaltered representation provides a detailed and exhaustive overview of the system's behavior, allowing for a clear understanding of the interactions between states and transitions. It is particularly useful during the development and analysis phases, offering a complete and unambiguous depiction of the system's state space, which can aid in debugging, testing, and ensuring the correctness of the implemented logic.

#### **State Diagram**



Finite State Machine (FSM) and its visual representation, known as state diagrams, are utilized to model specific states of a system or program and the transitions between these states. Designing a state diagram serves various purposes, including understanding, analyzing, and communicating system design, debugging, facilitating communication, tracking and managing states, as well as expediting code generation. This visual representation simplifies the comprehension of complex systems, fostering collaboration within project teams and elucidating the system's behavior. State diagrams offer a clear visual summary of transitions between states in a system, thereby easing the overall system development process. For these reasons, we have designed a state diagram for FSM to illustrate the states and transitions that lead to the formation of patterns such as 1000 and 0000.


Moore machines, having no signal changes during transitions from one state to another, are less prone to input/output (I/O) errors, which can enhance system stability. For these reasons, Moore machines are preferred, especially when the emphasis is on the

comprehensibility and reliability of system design. For this reason, as mentioned in the project, we used a moore machine to avoid hazardous problems.


We created the State Table after Encoding, taking into account the don't care conditions without neglecting them, in a manner suitable for the state diagram. This allowed us to derive functions for the appropriate states that the flip-flops will hold, using the Q4 - Q3 - Q2 - Q1 - y minterms.

mt	х	q4	q3	q2	q1	Q4	Q3	Q2	Q1	у
0	0	0	0	0	0	0	1	0	1	0
1	0	0	0	0	1	0	0	1	0	0
2	0	0	0	1	0	0	0	1	1	0
3	0	0	0	1	1	0	1	0	0	1
4	0	0	1	0	0	1	0	0	0	1
5	0	0	1	0	1	0	1	1	0	0
6	0	0	1	1	0	0	1	1	1	0
7	0	0	1	1	1	1	0	0	0	1
8	0	1	0	0	0	1	0	0	0	1
9	0	1	0	0	1	Х	х	Х	х	Х
10	0	1	0	1	0	х	х	х	х	х
11	0	1	0	1	1	Х	х	Х	х	Х
12	0	1	1	0	0	Х	х	Х	х	Х
13	0	1	1	0	1	Х	х	Х	х	х
14	0	1	1	1	0	Х	Х	Х	Х	Х
15	0	1	1	1	1	Х	х	Х	х	Х
16	1	0	0	0	0	0	0	0	1	0
17	1	0	0	0	1	0	0	0	1	0
18	1	0	0	1	0	0	0	0	1	0
19	1	0	0	1	1	0	0	0	1	0
20	1	0	1	0	0	0	0	0	1	0
21	1	0	1	0	1	0	0	0	1	0
22	1	0	1	1	0	0	0	0	1	0
23	1	0	1	1	1	0	0	0	1	0
24	1	1	0	0	0	0	0	0	1	0
25	1	1	0	0	1	Х	Х	Х	Х	Х
26	1	1	0	1	0	Х	Х	Х	Х	Х
27	1	1	0	1	1	Х	Х	Х	Х	Х
28	1	1	1	0	0	Х	Х	Х	Х	Х
29	1	1	1	0	1	Х	Х	Х	Х	Х
30	1	1	1	1	0	Х	Х	Х	Х	Х
31	1	1	1	1	1	Х	Х	Х	Х	Х

## Karnaugh Maps



Q[3] = x'q[2]q[1]'q[0]' + x'q[2]q[1]q[0] + x'q[3]



Q[2] = x'q[3]'q[2]'q[1]'q[0]' + x'q[2]'q[1]q[0] + x'q[2]q[1]'q[0] + x'q[2]q[1]q[0]'



Q[1] = x'q[1]'q[0] + x'q[1]q[0]'



Q[0] = q[3]'q[2]'q[0]' + q[1]q[0]' + x



Y = x'q[1]q[0] + x'q[2]q[1]'q[0]' + x'q[3]

(-) means don't care

## **Verilog Code**

```
module Detect Machine(
input x,
input clk,
input rst,
output reg y);
reg [3:0] q;
wire [3:0] Q;
wire Y;
reg [1:0] lock_a, lock_b;
initial
begin
    q= 4'b0; lock_a = 0; lock_b= 0;
assign Q[3] = (-x \& q[2] \& -q[1] \& -q[0]) \mid (-x \& q[2] \& q[1] \& q[0]) \mid (-x \& q[2] \& q[1] \& q[0])
& q[3]);
assign Q[2] = (-x \& -q[3] \& -q[2] \& -q[1] \& -q[0]) | (-x \& -q[2] \& q[1] \&
q[0]) | (\sim x \& q[2] \& \sim q[1] \& q[0]) | (\sim x \& q[2] \& q[1] \& \sim q[0]);
assign Q[1] = (\sim x \& \sim q[1] \& q[0]) | (\sim x \& q[1] \& \sim q[0]);
assign Q[0] = (\sim q[3] \& \sim q[2] \& \sim q[0]) | (q[1] \& \sim q[0]) | (x);
assign Y = (x & q[1] & q[0]) | (x & q[2] & q[1] & q[0]) | (x & q[3]);
always @(posedge clk or posedge rst)
 begin
     if (rst)
         begin
         lock_a=0;
         lock_b=0;
         q = 4'b0;
         end
     else
     begin
         if (lock_a ==2 || lock_b ==2)
              begin
                   y=1'b1;
              end
         else
              begin
               q[3] \leftarrow Q[3];
               q[2] \leftarrow Q[2];
               q[1] \leftarrow Q[1];
               q[0] \leftarrow Q[0];
               y \leftarrow Y;
```

```
if (Q==4'b0011 \&\& x==0)
              begin
                 lock a=lock a+1;
              end
             if (0==4'b0100 \&\& x==0)
              begin
                 lock_b=lock_b+1;
              end
             if (Q==4'b0111 \&\& x==0)
              begin
                 lock b=lock_b+1;
              end
             if (Q==4'b1000 \&\& x==0)
                 lock_b=lock_b+1;
              end
          end
     end
 end
endmodule
```

Detect Machine module - Part 2

The main objective of the project is to detect the patterns 0000 and 1000 on the input signal x and subsequently create a lock state if the same pattern is detected for the second time. To achieve this, we defined the functions of flip-flops and the output value by calculating these values under certain conditions, and we updated the Finite State Machine (FSM) states.

To detect the patterns 0000 and 1000, we calculated the Q and Y signals for specific states and input values (x). These calculations involve setting Q and Y to specific values when the input signal conforms to a certain pattern.

For the lock state, two counters were used: lock\_a and lock\_b. When the pattern A (4b0000) is detected, lock\_a increments by one. Similarly, when pattern B (4b1000) is detected, lock\_b increments by one. If either lock\_a or lock\_b reaches 2, the system becomes locked, and the output (y) is always set to "1". When a reset operation (rst) occurs while the system is in the locked state, the system returns to the initial state, and all values are reset.

Thus, when the desired patterns are detected and the same pattern is detected for the second time, the system becomes locked, and the output takes the value "1". The reset operation while the system is in the locked state returns the system to the initial state, restarting the system and continuing the detection process.

#### **Testbench Code**

```
`timescale 1ns / 1ps
module detect_machine_tb();
wire z;
reg x; reg clk, rst;
reg [15:0] test = 16'b0100011000100001; reg flag= 1; //2A 8
//reg [15:0] test = 16'b1000001110000101; reg flag= 1; //2B 0
//reg [15:0] test = 16'b0010001000011001; reg flag= 1; //overlap
//reg [15:0] test = 16'b0010100000110100; reg flag= 0; //iki tane
//reg [15:0] test1= 16'b0101000100001010;//3 kitleme
detect_machine uut(x, clk,rst, z);
initial
    begin
        clk = 1;
        rst=1; #10 rst=0;
        x=test[15];
        #5;
 end
always #10 clk = !clk;
always @(posedge clk)
begin
test = test << 1;
x = test[15];
 if (test == 15'b0 ) begin
    if (!flag)
    begin
    rst= 1; #1
    rst=0;
    flag=1;
    test=test1;
    end
    else
    $finish;
 end
 end
always @(negedge clk)
    begin
        $display("%b,%b",x,z);
    end
endmodule
```

#### **Behavioral Simulation**

We created a simulation for each different situation to perform a detailed test. These situations:

**Case 1:** The situation where two B values come and then the circuit is locked.



Our input value is 0100011000100001. As seen here, two B values appear. Therefore, after these two situations, the system is expected to crash. As we expected, crashes were observed.

Case 2: The situation where two A values come and then the circuit is locked.



Our input value is 1000001110000101. As seen here, two B values appear. Therefore, after these two situations, the system is expected to crash. As we expected, crashes were observed.

**Case 3:** The situation where A and B values overlap.



Our input value is 001000100011001. As can be seen here, the first B value is observed and then the A value is observed after the successive 0 and it creates an overlap as we expected. Since there are no situations where B is repeated in A due to the values, the opposite of the current overlap cannot be observed.


**Case 4:** The state where the lock state is reset after rst and the circuit is locked after two A or B values.




0010100000110100 This entry contains both patterns (A and B), in this case, if A or B is observed again, the system must be locked, but we applied a reset process in accordance with the scenario we wanted to observe and tried to create a scenario where we set the lock status to

0. To observe this, after resetting, we showed that the locking process occurred after two A values were observed as a result of the entry here 010100010001010. So, in this case, it gave the result we wanted.

## **Technology Schematic**



## **RTL Schematic**



## **Implementation**

#### **Post-Implementation Simulation**

**Case 1:** The situation where two B values come and then the circuit is locked. (cannot detect the first pattern)




Our input value is 0100011000100001. As seen here, three B values appear. As we observed in the behavioral simulation, the system should have locked when 2 patterns were detected, but in the post-implementation period, the first pattern cannot be detected, so we observe a deadlock in the third pattern.

Case 2: The situation where two A values come and then the circuit is locked. (cannot detect the first pattern)



Our input value is 1000001110000101. As seen here, three B values appear. As we observed in the behavioral simulation, the system should have locked when 2 patterns were detected, but in the post-implementation period, the first pattern cannot be detected, so we observe a deadlock in the third pattern.

Case 3: The situation where A and B values overlap. (cannot detect the first pattern)




**Case 4:** The state where the lock state is reset after rst and the circuit is locked after two A or B values. (cannot detect the first pattern)



## **Utilization Report**

## Summary

Resource	Utilization	Available	Utilization %
LUT	12	63400	0.02
FF	9	126800	0.01
IO	4	210	1.90




## **Power Consumption**

#### Summary **On-Chip Power** Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or Dynamic: 0.002 W (2%)vectorless analysis. 29% Clocks: 0.001 W (29%) **Total On-Chip Power:** 0.099 W Signals: <0.001 W (2%)**Design Power Budget: Not Specified** 98% Logic: <0.001 W (2%)**Power Budget Margin:** N/A 67% I/O: 0.001 W (67%) Junction Temperature: 25.5°C 59.5°C (12.9 W) Thermal Margin: Device Static: 0.097 W (98%) Effective &JA: 4.6°C/W Power supplied to off-chip devices: 0 W Confidence level: Medium Launch Power Constraint Advisor to find and fix invalid switching activity

## **Timing Report**


#### **Set-up Delay**



The max delay was observed in the path 21 and was 4.261 ns. max frequency is 1/4.261 ns = 234,686MHz

set\_max\_delay -from [get\_ports {x rst clk}] -to [get\_ports {y}] 4.000 No change in the situation was observed as a result of the constraint we applied to reduce the timing delay.

#### **Hold Delay**



## **Work Package Table**

	Berfin DUMAN	Elif ÇATIKKAŞ
Literature Review	х	х
Research	х	х
Preparation	х	х
Design/Verilog	х	х
Report	х	х