
DIGITAL SYSTEM DESIGN APPLICATIONS

Experiment 6

FINITE STATE MACHINES

Berfin Duman
040190108

Contents

1	Introduction of Mealy and Moore Machine	3
1.0.1	Mealy Machine:	3
1.0.2	Moore Machine:	3
2	FSM1 Project	3
2.1	State Encoding	3
2.2	Reduction of Combinatorial Parts	5
2.3	Verilog Encoding	6
2.4	Analysis of Modules	8
2.4.1	Compare of Simulations	8
2.4.2	Analysis Mealy Part	10
2.4.3	Analysis Moore Part	11
2.5	Stucking in Undesirable States	12
3	FSM2 Project	13
3.1	Verilog Code	14
3.2	Analysis of Modules	15
3.2.1	Compare of Simulations	15
3.2.2	Analysis Mealy Part	16
3.2.3	Analysis Moore Part	18
3.3	Stucking Undesirable States	19
4	Detective Project	19

1 Introduction of Mealy and Moore Machine

Mealy and Moore machines are two different types of finite state machines (FSM) or finite state machines used in the field of numerical design. The main difference between these two types is how state transitions are made and when the logical units that produce output are updated.

1.0.1 Mealy Machine:

State Transitions: In Mealy machines, state transitions depend only on inputs. That is, the current state and inputs come together to determine the next state.

Outputs: Mealy machines produce instantaneous output based on inputs as well as status. This means that the outputs are updated instantly based on the current status and inputs.

1.0.2 Moore Machine:

State Transitions: In Moore machines, state transitions depend only on the current state. That is, the next state is determined as a function of the current state.

Outputs: Moore machines produce a fixed output that is associated with the state itself. So the outputs depend only on the state and the inputs do not affect the outputs.

2 FSM1 Project

2.1 State Encoding

In Finite State Machine (FSM) design, state encoding is a process of assigning numerical values used to represent the states of a machine.

In Finite State Machine (FSM) design, binary coding, a coding method used to represent states, is achieved by expressing states with binary numbers. This method means representing each state with a binary number and defining the states of the FSM using these numbers. In this method, each state is implemented by designing a $\log_2(\text{\#state})$ flip flop. By looking at Figure 1 given in the assignment, we can see that the Algorithm can be represented by 3-bit binary numbers from $\log_2(6)$, considering that it contains 6 states (A, B, C, D, E, F). I will use the state encoding given in Fig3 for the given algorithm. All states of this encoding method are given in Fig4, and I will reduce these states in Q2, Q1, Q0 and z using the Karnaugh map method.




Figure 1: Algorithmic State Diagram

State	next state, output	
	x = 0	x = 1
A	B,0	D,0
B	C,0	D,0
C	C,1	D,0
D	A,0	E,0
E	A,0	F,0
F	A,0	F,1

Figure 2: State Table Without Any Reduction

state	binary code
A	000
B	001
C	010
D	011
E	100
F	101

Figure 3: State Encoding Example

x	q2	q1	q0	Q2	Q1	Q0	z
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	0	k	k	k	k
0	1	1	1	k	k	k	k
1	0	0	0	0	1	1	0
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	k	k	k	k
1	1	1	1	k	k	k	k

Figure 4: State Table after Encoding

2.2 Reduction of Combinatorial Parts

We define 6 states with 3 bits. We can represent 8 states in total with 3 bits. The 2 states we do not use are called arbitrary states, and we can include them if we need them while reducing, otherwise we can pretend they do not exist.

I minimized using Karnaugh-Map method. After obtaining the minimized expressions, group terms that have common inputs. This grouping and minimizing helps to identify common subexpressions that can be implemented in a single LUT4 or decrease number of LUT4. Grouping is crucial for LUT optimization.

Let's look at the changes in lut4 before and after reduction:

$$Q1 = q1q0' + q2'q1'q0 + q2'q1x \text{ This equation can realize using 7 LUT4.} \quad (1)$$

$$Q1 = q1q0' + q2'q1'(q0 + x) \text{ After reduction we realize only 5 LUT4 for Q1} \quad (2)$$

$$Q2 = xq1' + q2'q1'q0 + q2'q0'x \text{ This equation can realize using 7 LUT4.} \quad (3)$$

$$Q2 = xq1' + q2'q1'(q1' + x) \text{ After reduction we realize only 5 LUT4 for Q2} \quad (4)$$




Figure 5: Reduction of flip-flops

2.3 Verilog Encoding

After collecting this preliminary information and learning the working principle of mealy and moore machines, I opened a new project in my exp6 folder to realize what I learned, created my FSM1.v file, and uploaded the constraint file of the FPGA (100T) we used throughout the semester. And I started creating the FSM1 module requested in the assignment.

Thanks to the comments I made on the FSM1 module, we can try this circuit with the machine we want by opening the relevant comment line and closing the other one. Likewise, I wrote a single testbench for both machines and the bonus part.

While assigning the combinatorial parts of the module code as requested, I wrote the flip flops in the always block, which is triggered by the positive part of the clock.

I implemented the testbench in the same way, as requested, by waiting 5 seconds after en-

tering the negative edge always block in order for it to be triggered at clock time.

Listing 1: FSM1 module

```

1  'timescale 1ns / 1ps
2  module FSM1(
3      input x,clk,
4      //output z // could use for mealy machine
5      output reg z // could use for moore machine
6  );
7      reg q2,q1,q0;
8      wire Q2,Q1,Q0;
9      wire temp_z; // could use for moore machine
10     initial
11     begin
12         q2=0;
13         q1=0;
14         q0=0;
15     end
16     assign Q0=(~q2&~q1&~q0)|(x& ~q0)|(x& ~q1);
17     assign Q1=(~q2&~q1&q0) |(q1&~q0)| (x&~q2&~q1);
18     assign Q2=(x&q2) | (x&q1&q0);
19     assign temp_z=(~x&q1&~q0)|(x&q2&q0); // could use for moore
20         machine
21     //assign z=(~x&q1&~q0)|(x&q2&q0); // could use for mealy
22         machine
23     always @(posedge clk)
24     begin
25         q2<=Q2;
26         q1<=Q1;
27         q0<=Q0;
28         z<=temp_z; // could use for moore machine
29     end
30 endmodule

```

Listing 2: FSM_tb module testbench

```

1  'timescale 1ns / 1ps
2  module FSM_tb;
3      reg x ;
4      reg clk ;
5      wire z ;
6      reg [41:0] test_signal =
7          42'b010011000111000011110000011111000000111111;
8      FSM1 uut(.x(x), .clk(clk), .z(z));
9      //FSM1 uut(.x(x), .CLK(CLK), .z(z));

```

```

9      initial begin
10          clk = 0          ;
11          x  = test_signal[41] ;
12          #20;
13      end
14      always #10 clk = !clk ;
15      always @(negedge clk)
16      begin
17          #5
18          test_signal = test_signal << 1;
19          x <= test_signal[41] ;
20
21          if (test_signal == 42'b0) begin
22              $finish;
23          end
24      end
25 endmodule

```

2.4 Analysis of Modules

I implemented the circuit with Mealy and Moore and got the desired schema and layout representations at each stage. Below are the RTL schematics, technology schematics and device layouts. Before this analysis i will compare behavioral and post-implementation functional simulations for Mealy and Moore, respectively.

```

## This file is a general .xdc for the Nexys A7-100T
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF];
##Switches
set_property -dict { PACKAGE_PIN J15    IOSTANDARD LVCMOS33 } [get_ports { x}];
## LEDs
set_property -dict { PACKAGE_PIN H17    IOSTANDARD LVCMOS33 } [get_ports { z }];
##Buttons
set_property -dict { PACKAGE_PIN N17    IOSTANDARD LVCMOS33 } [get_ports { clk}];

```

I solved the problem by connecting the input and output variables with a constraint file and adding the last line because it caused problems in the implementation due to the clock condition.I used these constraint file for these project.

2.4.1 Compare of Simulations

Mealy Machines




Figure 6: Behavioral Simulation of Mealy Machine of FSM1




Figure 7: Post- Implementation on Function Simulation of Mealy Machine of FSM1

The results obtained from simulating post-implantation function show inaccuracies. The characteristics of the faulty outputs remain consistent. For every set of 3 identical inputs, the circuit produces a high output instead of the expected output for 4 identical inputs. The root cause of these inaccuracies lies in the Mealy machine, where both inputs and states influence the output. Consequently, the output does not wait for the next clock signal. To prevent such issues, a Moore machine can be employed.

To avert malfunctions, we can incorporate a D flip-flop into the circuit that was designed earlier. This modification transforms the circuit from a Mealy machine to a Moore machine. As can be seen, the Moore machine simulation results were as we expected.

Moore Machines




Figure 8: Behavioral Simulation of Moore Machine of FSM1




Figure 9: Post- Implementation on Function Simulation of Moore Machine of FSM1

2.4.2 Analysis Mealy Part




Figure 10: RTL Schematic of Moore Machine of FSM1




Figure 11: Technology Schematic of Moore Machine of FSM1




Figure 12: Layout of Mealy Machine of FSM1




Figure 13: Utilization Summary of Moore Machine of FSM1

From Port	To Port	Max Delay	Max Process Corner	Min Delay	Min Process Corner
x	z	8.617	SLOW	2.551	FAST

Figure 14: Timing Summary of Moore Machine of FSM1

2.4.3 Analysis Moore Part




Figure 15: RTL Schematic of Moore Machine of FSM1




Figure 16: Technology Schematic of Moore Machine of FSM1




Figure 17: Layout of Moore Machine of FSM1

Summary

Resource	Utilization	Available	Utilization %
LUT	2	63400	0.00
FF	4	126800	0.00
IO	3	210	1.43




Figure 18: Utilization Summary of Moore Machine of FSM1

2.5 Sticking in Undesirable States

Now let's go back to our mealy code and see the results by replacing our initial values with arbitrary states for which we have not specified a state.

Arbitrary States= 110, 111




Figure 19: Circuit Simulation Initialize with Arbitrary States 110 of FSM2




Figure 20: Circuit Simulation Initialize with Arbitrary States 111 of FSM2

According to the behavioral simulation of the circuit, the initial state is arbitrary, and the circuit can transition from arbitrary states to states encoded in the circuit. Please note that at the beginning of the simulation, it may produce incorrect results.

3 FSM2 Project

For the FSM2 project, I applied the steps in FSM1 one by one. I wrote the code for the module and used the same testbench I used in FSM1 by directly calling the FSM2 module. I created the diagrams of the module as follows:

3.1 Verilog Code




Figure 5: Divided Algorithmic State Table




Figure 21: Hand Written Circuit of FSM2

Listing 3: FSM2 module

```

1 'timescale 1ns / 1ps
2 'timescale 1ns / 1ps
3 module FSM2(
4 input x,clk,
5 output z // could use for mealy machine

```

```

6 //output reg z // could use for moore machine
7 );
8 reg q2,q1,q0;
9 //reg a; // could use for moore machine
10 wire Q2,Q1,Q0;
11 wire temp_a;
12 initial
13 begin
14 q2=0;
15 q1=0;
16 q0=0;
17 //a=0; // could use for moore machine
18 end
19 assign Q2=x;
20 assign Q0=temp_a& ~q1 & ~q0;
21 assign Q1=temp_a & q0 | temp_a & q1;
22 assign temp_a= ~(x ^ q2);
23 //assign temp_z=temp_a&q1; // could use for moore machine
24 assign z=temp_a&q1; // could use for mealy machine
25 always @(posedge clk)
26 begin
27 q2<=Q2;
28 q1<=Q1;
29 q0<=Q0;
30 //z<=temp_z; // could use for moore machine
31 //a<=temp_a; // could use for moore machine
32 end
33 endmodule

```

3.2 Analysis of Modules

3.2.1 Compare of Simulations

Mealy Machines




Figure 22: Behavioral Simulation of Mealy Machine of FSM2




Figure 23: Post- Implementation on Function Simulation of Mealy Machine of FSM2

Moore Machines




Figure 24: Behavioral Simulation of Moore Machine of FSM2




Figure 25: Post- Implementation on Function Simulation of Moore Machine of FSM2

3.2.2 Analysis Mealy Part




Figure 26: RTL Schematic of Mealy Machine of FSM2




Figure 27: Technology Schematic of Mealy Machine of FSM2




Figure 28: Layout of Mealy Machine of FSM2

Summary

Resource	Utilization	Available	Utilization %
LUT	2	63400	0.00
FF	3	126800	0.00
IO	3	210	1.43

LUT	1%			
FF	1%			
IO	1%			

Figure 29: Utilization Summary of Mealy Machine of FSM2

The RTL schematic shows the internal logic of the 1-bit full adder. It includes three registers: `q2_reg`, `q0_reg`, and `q1_reg`. The input `x` is connected to the `Q` input of `q2_reg`. The output of `q2_reg` is connected to the `Q` input of `q0_reg`. The output of `q0_reg` is connected to the `Q` input of `q1_reg`. The output of `q1_reg` is connected to the `Q` input of `q2_reg`. The circuit uses several logic gates: `RTL_XOR`, `RTL_AND`, `RTL_OR`, and `RTL_INV`. Intermediate signals like `temp_a0_j`, `temp_a1_j`, and `temp_z_j` are used to store intermediate results. The final output `z` is the output of `q2_reg`.

18




Figure 33: Utilization Summary of Moore Machine of FSM2

3.3 Stucking Undesirable States

Now let's go back to our mealy code and see the results by replacing our initial values with arbitrary states for which we have not specified a state.

Arbitrary States= 110, 111




Figure 34: Circuit Simulation Initialize with Arbitrary States 110 of FSM2




Figure 35: Circuit Simulation Initialize with Arbitrary States 111 of FSM2

According to the behavioral simulation of the circuit, the initial state is arbitrary, and the circuit can transition from arbitrary states to states encoded in the circuit. Please note that at the beginning of the simulation, it may produce incorrect results.

4 Detective Project

Similarly, I wrote the verilog code to implement the given detective algorithm, added the test code to test it, and thought that I did not see any problems with the test and that I had written the algorithm correctly, I carried out the synthesis and implementation without any problems. I have expressed 9 state $\log_2(9)$ in 4 bits in binary code. I drew a situation diagram and state reduction like this:




Figure 36: State Diagram and S. Table of Detective Module

Listing 4: detective module

```
1 module detect(  
2     input x, clk,  
3     output reg z  
4 );  
5 reg flag;  
6 reg [3:0] state ;  
7 reg [3:0] next_state ;  
8  
9 initial begin  
10     state = 4'b0000;  
11     next_state = 4'b0000;  
12     flag = 1'b0;  
13 end  
14  
15 always @(posedge clk) begin  
16     state <= next_state;  
17 end  
18     always @(state, x) begin  
19  
20         case(state)  
21             4'b0000 : begin  
22                 if (x == 1) begin  
23                     z <= 1'b0;  
24                     next_state <= 4'b0001;  
25                 end  
26             else begin  
27                 z <= 1'b0;  
28                 next_state <= 4'b0000;  
29             end  
30         end  
31         4'b0001 : begin  
32             if (x == 1) begin  
33                 z <= 1'b0;  
34                 next_state <= 4'b0000;  
35             end  
36         else begin  
37             z <= 1'b0;  
38             next_state <= 4'b0010;  
39         end  
40     end  
41     4'b0010 : begin  
42         if (x == 1) begin  
43             z <= 1'b0;  
44             next_state <= 4'b0111;  
45         end  
46     end  
47     4'b0111 : begin  
48         if (x == 1) begin  
49             z <= 1'b0;  
50             next_state <= 4'b1111;  
51         end  
52     end  
53     4'b1111 : begin  
54         if (x == 1) begin  
55             z <= 1'b0;  
56             next_state <= 4'b1111;  
57         end  
58     end  
59 end
```

```
45         end
46     else begin
47         z <= 1'b0;
48         next_state <= 4'b0011;
49     end
50 end
51 4'b0011 : begin
52     if (x == 1) begin
53         z <= 1'b0;
54         next_state <= 4'b0100;
55     end
56 else begin
57     z <= 1'b0;
58     next_state <= 4'b0000;
59 end
60 end
61 4'b0100 : begin
62     if (x == 1) begin
63         z <= 1'b0;
64         next_state <= 4'b0000;
65     end
66 else begin
67     z <= 1'b0;
68     next_state <= 4'b0101;
69 end
70 end
71 4'b0101 : begin
72     if (x == 1) begin
73         z <= 1'b0;
74         next_state <= 4'b0111;
75     end
76 else begin
77     z <= 1'b1;
78     next_state <= state;
79     flag <=1;
80 end
81 end
82 4'b0111 : begin
83     if (x == 1) begin
84         z <= 1'b0;
85         next_state <= 4'b1000;
86     end
87 else begin
88     z <= 1'b0;
89     next_state <= 4'b0010;
```

```
90         end
91     end
92     4'b1000 : begin
93         if (x == 1) begin
94             z <= 1'b0;
95             next_state <= 4'b0000;
96         end
97     else begin
98         z <= 1'b0;
99         next_state <= 4'b1001;
100    end
101 end
102 4'b1001 : begin
103     if (x == 1) begin
104         z <= 1'b1;
105         next_state <= state;
106         flag <= 1;
107     end
108 else begin
109     z <= 1'b0;
110     next_state <= 4'b0011;
111 end
112 end
113 endcase
114 end
115
116 endmodule
```

Listing 5: detective test bench module

```
1 module FSM1_tb();
2     wire z;
3     reg x; reg clk;
4
5     reg [41:0] test =
6         42'b0100100001110110000000100011101101100000111;
7     detect uut(x, clk, z);
8     always #5 clk = !clk;
9     initial begin
10         x = 0; clk = 0;
11         #10;
12     end
13
14     always @(posedge clk)
15     begin
16         test = test << 1;
17     end
18 end
```

Resource	Utilization	Available	Utilization %
LUT	3	63400	0.00
FF	9	126800	0.01
IO	3	210	1.43

Resource	Utilization (%)
LUT	1%
FF	1%
IO	1%

Name	Stack	Size	Levels	Routes	High fanout	From	To	Total Delay	Logic Delay	Net Delay
% Path 1	=	1	1	2	5	x	z	4.670	0.262	0.262
% Path 2	=	2	2	1	5	x	z, rsgp0	3.808	1.602	2.222
% Path 3	=	2	2	2	5	x	FSM_seqm_reqsig0/Y0	3.728	1.602	2.122
% Path 4	=	2	2	2	5	x	FSM_seqm_reqsig0/Y0	3.435	1.603	1.800
% Path 5	=	2	2	5	5	x	FSM_seqm_reqsig0/Y0	3.434	1.628	1.800
% Path 6	=	2	2	1	5	x	FSM_seqm_reqsig0/Y0	3.055	1.632	1.422
% Path 7	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	1.350	0.559	0.777
% Path 8	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	1.325	0.559	0.777
% Path 9	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	1.179	0.559	0.600
% Path 10	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.952	0.559	0.388

Name	Stack	Size	Levels	Routes	High fanout	From	To	Total Delay	Logic Delay	Net Delay
% Path 11	=	2	1	1	6	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.270	0.158	0.132
% Path 12	=	2	1	1	6	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.313	0.192	0.127
% Path 13	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.388	0.158	0.230
% Path 14	=	2	2	2	6	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.428	0.198	0.230
% Path 15	=	2	2	2	6	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.646	0.190	0.424
% Path 16	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.526	0.158	0.366
% Path 17	=	1	1	1	1	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.527	0.158	0.366
% Path 18	=	2	2	2	6	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.631	0.166	0.465
% Path 19	=	2	2	2	6	FSM_seqm_reqsig0/Y0	FSM_seqm_reqsig0/Y0	0.677	0.166	0.465
% Path 20	=	2	2	1	1	z, rsgp0	z	1.884	1.379	0.505

24