# DIGITAL SYSTEM DESIGN APPLICATIONS

Experiment 8

Image Processing System

Berfin Duman 040190108

# Contents

1	Cod	de Description	3
2	Codes		5
	2.1	Timing Report	12
	2.2	Where We Made Mistakes	12

## 1 Code Description




Figure 1: Top level schematic of the image processing system.

Figure 1: image processing system




Figure 2: parallel convolution

Before creating the Bram diagram, I wrote the RTL modules that I would use in the image processing system. These:

- $\bullet$  input\_controller
- CONV128
- output\_controller

Input\_Controller: It takes Conv\_run and kernel parameters, sends the address variable to BRAM 1 and the relevant weight to the Conv128 module. Frankly, this is an important module and its algorithm must be well designed. Here, we performed the addressing and related weighting process using the counter counter. When counter is at 00, weight is -1,-1,-1; when counter is at 01, weight is -1.8-1; When counter is at 10, weight is -1,-1,-1;

The addressing process proceeds line by line as 0,1,2,1,2,3,2,3,4 as shown in the parallel convolution image by keeping temperature as an adr variable.

BRAM1: It is the photo that has not undergone convolution.

BRAM2: It is the version of the photo created after convolution.

The Conv128 module first assigns the data it receives from BRAM to 24-bit values, and this assignment process also takes place in accordance with parallel convolution. It puts these 24 data into 128 convolution calculations in parallel, using the weights from the control module. It transmits the output to the output controls.

While the output controls write to BRAM2 again, it fills BRAM2 by using the counter counter to print one line after every three clocks. I also printed the testbench results to the file named output.txt while BRAM2 was filling up.




Figure 3: Block Design Diagram

## 2 Codes

Listing 1: mults module

```
'timescale 1ns / 1ps
'timescale 1ns / 1ps

module multb(
input signed [8:0] A,
input signed [8:0] B,
output reg signed [17:0] result
);
always @(*)
begin
result <= A & B;
end
```

```
endmodule
module adderb(
input signed [17:0] A,
input signed [17:0] B,
output reg signed [17:0] result
20);
21 always @(*)
22 begin
       result <= A + B;
24 end
25 endmodule
27 module MAC(
28 input clk, rst,
input signed [23:0] data,
input signed [26:0] weight,
output reg signed [19:0] result);
wire signed [17:0] product [2:0];
wire signed [17:0] sum[1:0];
multb multb1(.A($signed({1'b0,data[7:0]})), .B(weight[8:0]),
     .result(product[0]));
multb multb2(.A($signed({1'b0,data[15:8]})), .B(weight[17:9]),
     .result(product[1]));
multb multb3(.A($signed({1'b0,data[23:16]})),
     .B(weight[26:18]), .result(product[2]));
adderb adderb1(.A(product[0]),.B(product[1]),.result(sum[0]));
adderb adderb2(.A(product[2]),.B(sum[0]),.result(sum[1]));
40 reg [1:0] count;
always @(posedge clk or posedge rst )
          if (rst) begin
              result <= 20'd0;
              count <= 2'b00;
          end
          else begin
47
              if (count == 2 'b00) begin
                  count <= count + 1;</pre>
49
                  result = sum[1];
                  //result_temp =sum[1];
51
              end
              else if (count == 2'b01) begin
53
                  count <= count + 1;</pre>
```

```
//result_temp <= result_temp + sum[1];</pre>
                  //result= result_temp + sum[1];
                  result = result + sum[1];
57
              end
              else if (count == 2'b10) begin
59
                  count <= 2'b00;
                  result = result + sum[1];
              end
          end
64 endmodule
module MAC_Normalize(
input signed [19:0] data,
output reg [7:0] result
69 );
   always @(*)
   begin
     // Normalize the 20-bit data to an 8-bit result
     if (data>255)
                          result <= 8'b11111111; // Map values
         greater than 255 to 255
     else if (data<0) result <= 8'b0; // Map values less</pre>
         than 0 to 0
                             result <= data[7:0]; // Map values</pre>
         within [0, 255] directly
   end
endmodule
module CONV (
   input clk, rst,
   input signed [23:0] data,
   input signed [26:0] weight,
output [7:0] result
84 );
wire signed [19:0] temp_res;
MAC mac1 (.clk(clk), .rst(rst), .data(data), .weight(weight),
     .result(temp_res));
87 MAC_Normalize mac_norm (.data(temp_res), .result(result));
89 endmodule
module CONV128(
   input clk, rst,
   input signed [1039:0] data,
   input signed [26:0] weight,
output [1023:0] result ); //reg
```

```
genvar i;
97 //wire [7:0] res_temp [127:0];
98 generate
99 for (i=0; i<128; i=i+1)
100 begin
      CONV conv2 (.clk(clk), .rst(rst),.data(data[(i+3)*8-1:
101
          i*8]),.weight(weight),.result(result[(i+1)*8-1:i*8]));
      always @(*)
103
      if (rst)
104
      begin
      result <= 1024'b0;
      end
      else begin
      result[(i+1)*8-1:i*8] <= res_temp;
      end
111 */
112 end
114 endgenerate
endmodule
module top_bram1(
input ena, clk,
input [7:0] address,
120 output [1023:0] data);
121 bram1
     bram_ins(.clka_0(clk),.addra_0(address),.ena_0(ena),.douta_0(data));
122 endmodule
123 */
module control_input(
input clk, reset,
126 input conv_run,
input signed [80:0] kernel,
output reg enable_ram,
output reg [7:0] address_ram,
output reg signed [26:0] weight
131 );
reg [7:0] adr;
reg [1:0] counter;
always @(posedge clk or posedge reset )
          if (reset) begin
               address_ram <= 8'b00;
136
               enable_ram <= 8'b0;</pre>
               counter <= 2'b00;</pre>
138
```

```
weight <= kernel [26:0]; //27b
            end
140
            else begin
141
            if (conv_run)
            begin
                enable_ram <= 1;</pre>
144
                case(counter)
                2'b00:
146
                begin
                counter <= counter + 1;</pre>
148
                address_ram <= address_ram+ 1;</pre>
149
                weight <= kernel[53:27];</pre>
150
                end
                2'b01:
                begin
                counter <= counter + 1;</pre>
                adr<= address_ram;</pre>
                address_ram <= address_ram + 1;
                weight <= kernel [80:54];</pre>
158
                end
                2'b10:
160
                begin
                counter <= 2'b00;</pre>
162
                address_ram <= adr;
                weight <= kernel [26:0];</pre>
164
165
                end
                default: counter=00;
                endcase
169
           end
            else
          enable_ram <= 0;
          end
  endmodule
module output_control(
input clk, reset,
input signed [1023:0] data,
output reg conv_done,
output reg [6:0] ram_addres,
output reg signed [1023:0] data_out);
reg [1:0] counter;
always @(posedge clk or posedge reset )
183 begin
```

```
if (reset) begin
                  counter <= 2'b00;</pre>
185
                  ram_addres <=0;
186
                  data_out <=0;
                  conv_done <=0;
             end
189
             else begin
191
                  counter <= counter + 1;</pre>
193
                  if (counter == 2'b10)
                  begin
195
                  data_out <= data;</pre>
196
                  ram_addres <= ram_addres + 1;</pre>
                  counter <= 2'b00;
198
                  end
            end
200
   end
   always @(posedge clk)
   begin
        if (ram_addres==127)
        begin
        conv_done <=1;</pre>
        ram_addres <=0;
        counter <= 2'b00;</pre>
        data_out <=0;</pre>
        end
210
211 end
   endmodule
```

Listing 2: top\_tb.v

```
'timescale 1ns / 1ps
'timescale 1ns / 1ps
module TOP(
input clk,rst,conv_run,
output [1023:0] data_end,
output conv_done);

wire signed [7:0] result [127:0];
wire ram_addres;
reg [71:0] kernel;
reg wea_b2;
initial
begin
assign wea_b2=1'b1;
```

Listing 3: mults\_signed module

```
'timescale 1ns / 1ps
4 module top_tb();
 reg clk;
   reg reset;
   reg conv_run;
   wire conv_done;
    wire [1023:0] data_out;
   TOP top_unit (
12
     .clk(clk),
13
      .rst(reset),
14
      .conv_run(conv_run),
15
         .conv_done(conv_done),.data_end(data_out));
   initial begin
      #10 reset = 1; clk=1'b1; conv_run = 1;
      #2 reset = 0;
19
    end
    always #20 clk = ~clk;
25 endmodule
```




Figure 5: Hold Delay

### 2.1 Timing Report




Figure 4: Setup Delay Delay is equal to 1/12.167ns and max clock freq is equal to 1/12.167ns=82.218Mhz




Figure 6: Utilization Report

#### 2.2 Where We Made Mistakes

When we look at the photos, in the first MATLAB images, contrary to expectations, it seems that the white parts of our output are black and the white parts are white. In the last output in txt format, it is clearly seen that the edges of the result are perceived as

expected. Here, we see that the error is in the multiplication part in the MAC as a result of our analysis. For this purpose, when we test it by assigning 0 to the values after 255 and 255 to the negative values for trial purposes, we can see that the corners are actually found.




Figure 7: Matlab Results




Figure 8: Another Matlab Results



output img

Figure 9: Output IMG




Figure 10: Output IMG TXT Figure