


UART

$$42_{10} = 100\ 0010$$

1)



2) Baud rate = 9,600 b/sec

$$\frac{10 \text{ bit}}{9600 \text{ b/s}} = \frac{1}{960} \text{ sec}$$

$$\frac{9600 \text{ b/s}}{10 \text{ bits/char}} = 960 \text{ characters/sec}$$

3)

outputs: ClrHalfBit Cntr

ClrNextBit Cntr

Clr 7 Cntr

INC - increments the counter that counts to 7

CHK - tells parity checker to check

PEr - Tells host there has been a parity error

FEr - Tells host there has been a framing error

SAMPLE - Tells the shift registers to shift the input in.

Inputs: HalfBit

NextBit


In - the input

CNTD - counter returns this when it has reached 7

Good - asserted by parity checker if there is no error

Bad - if there is an error

Assume a counter that counts to 7 then returns CNTD



## Lab 11 Prep.


$$1) \quad 1\text{kHz} = \frac{1}{1000} \text{ sec cycles} = 1,000,000 \text{ ns}$$

$$50 \text{ MHz signal} = 20 \text{ ns cycle}$$

$$1,000,000 / 20 = 50,000$$

Load 49,999

2)



There's a 10,000 counter that asserts ThCNTdone when it hits 10,000. It increments when JVL is asserted.

3)  $IDLE = 001$   
 $WAIT = 010$   
 $LIT = 100$

Reset	CUT done	MS rollover	STOP	START	Th CUT done	C STATE	N STATE
1	-	-	-	-	-	-	IDLE
0	-	-	-	0	-	IDLE	IDLE
0	-	-	0	-	1	LIT	IDLE
0	-	-	1	-	-	LIT	IDLE
0	-	-	-	1	-	IDLE	WAIT
0	1	-	-	-	-	WAIT	LIT
0	-	-	0	-	0	LIT	LIT

$$N IDLE = Reset + IDLE \cdot START' + LIT (STOP + \overline{STOP} \cdot Th CUT done)$$

$$N WAIT = IDLE \cdot START$$

$$N LIT = WAIT \cdot CUT done + LIT \cdot STOP' \cdot Th CUT done'$$

$$LED = LIT$$

$$CUT start = IDLE \cdot START$$

$$MS reset = WAIT \cdot CUT done$$

$$INC = LIT \cdot MS rollover \cdot STOP' \cdot Th CUT done'$$

$$SC update = LIT \cdot STOP$$