ECEn/CS 224 Appendix B Homework Solutions

B.1 Implement a 4:1 MUX using a single dataflow assignment statement involving only concatenation, replication, and the operators for AND, OR, and NOT.

B.2 Implement a 4:1 MUX using a single dataflow assignment statement and the ?: operator.

B.3 Repeat the previous 2 problems but parameterize your designs for any size operands.

endmodule

B.4 Implement a 3:8 decoder using a single dataflow assignment statement.

B.5 Implement an 8-bit ALU using a single dataflow assignment statement. Your ALU should operate on 8-bit A and B inputs. It should also take in a 2-bit control code which implies the following functions: 00=PASS(A), 01=ADD, 10=AND, 11=NOT(A). Call the ALU output *Q*. Use the ?: operator.

B.6 Repeat the previous problem but make it parameterizable for any width operands.

B.7 Design a parameterized adder/subtracter. Its A and B inputs are of width 'WID' and its Q output is of width 'WID+1'. It adds its A and B operands when MODE=0 and subtracts them when MODE=1. To avoid overflow, sign-extend each number by one bit as described in Chapter 8. Implement the sign-extensions as two separate dataflow assignment statements and then implement the adder/subtracter as a single dataflow assignment statement. Use some local wires for this design to simplify the logic.

```
module addsubn(Q, A, B, MODE);
  parameter WID = 16;
  input [WID-1:0] A, B;
  input MODE;
  output [WID:0] Q;

  wire [WID:0] extA, extB;

  assign extA = {A[WID-1], A};
  assign extB = {B[WID-1], B};

  assign Q = (MODE == 1'b0) ? A+B : A-B;
endmodule
```

B.8 Design an 8-bit adder/subtracter which has a 9-bit output. It adds its A and B operands when MODE=0 and subtracts them when MODE=1. To avoid overflow, sign-extend each number by one bit as described in Chapter 8. Implement the logic for this design in a single dataflow assignment statement.