
# EECS 151/251A SP2022 Discussion 3

GSI: Yikuan Chen, Dima Nikiforov

## Agenda

- OFinite State Machines (FSM)
- ORISC V ISA



## Finite State Machine

- OState is nothing but a stored value of a signal, usually internal, but you could choose to make it visible to the outside.
- OState register is the physical circuit element that stores the state value.
- OFSM is a type of sequential(a.k.a. clocked) logic circuit whose output signal values depend on state (and/or input as well).



## Finite State Machine in Real Life

- OE.g. Vending machine
  - ODispenses a soda if it receives at least 25 cents
  - ODoesn't return change or rollover to next purchase
  - OCustomer can insert three different coins:
  - OQuarter 25¢ Q
  - ODime − 10¢ − D
  - ONickel 5¢ N



### **Verilog Realization**

Vending Machine Skeleton

```
module vending machine (
 input clk, rst,
 input Q, D, N, // Quarter(25¢), Dime(10¢), Nickle(1¢)
 output dispense
);
//①define state registers
//②define state names as local params(optional but recommended)
//③an always@(posedge clk) block to handle state assignment
//(4)an always@(*) block to handle output for each state and state transition logic
(both of them may also depend on input)
```

## **Verilog Realization**

```
module vending machine (
   input clk, rst,
   input Q, D, N,
   output dispense
);
    //(1)
    //2 enumerate all states
    //③
   always @(posedge clk) begin
   end
```


#### 4 Mealy vs Moore

```
reg dispense;
   always @(*) begin
        NS = CS;
        dispense = 1'b0;
        case (CS)
             S0: begin
                  if (Q == 1'b1) begin
                       NS = S0;
                       dispense = 1'b1;
                  end
                  if (D == 1'b1) NS = S10;
                  if (N == 1'b1) NS = S5;
                  end
              . . .
             S15: begin
                  if (Q == 1'b1) begin
                       NS = S0;
                       dispense = 1'b1;
                  end
                  if (D == 1'b1) begin
                       NS = S0;
                       dispense = 1'b1;
                  end
                  if (N == 1'b1) NS = S10;
              end
              . . .
             default: NS = S0;
        endcase
    end
EECS 151/251A Discussion 3
```

```
wire dispense;
always @(*) begin
    NS = CS;
    case (CS)
         S0: begin
              if (Q == 1'b1) NS = S25;
              if (D == 1'b1) NS = S10;
              if (N == 1'b1) NS = S5;
         end
         <u>S5</u>: begin
              if (0 == 1'b1) NS = S25;
              if (D == 1'b1) NS = S15;
              if (N == 1'b1) NS = S10;
         end
         . . .
         S25: begin
              if (Q == 1'b1) NS = S25;
              if (D == 1'b1) NS = S10;
              if (N == 1'b1) NS = S5;
         end
         default:
              NS = S0;
    endcase
end
assign dispense = (CS == S25);
endmodule
```

## Mealy vs Moore

	Mealy	Moore
# of states		
Output depend on		
Next state depend on		
Is output synchronous?		
Output latency		



- Reduced Instruction Set Computer
- O We will use it to make our Final Project
- O It is developed at Berkeley! (so is RISC 1,2,3,4)
- O Pronounced as risk-five // nothing really risky here...

## **Terminologies**

- ISA instruction set architecture (informal definition) an abstract model that specifies what a CPU could do.
- ALU arithmetic logic unit
- Immediate a constant (e.g. ADDI rd rs1 imm means "add the value of imm with rs1 and store it in register rd")
- PC program counter //not personal computer
- Byte an 8 bit value
- Word 32 (64, 16) bit value // depending on the ISA
- Half-word 16 bit value

EECS 151/251A Discussion 3

#### RISC-V ISA

31 25	24 20	19 15	14 12	2 11 7	6	0
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	.:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
imm[31:12]				rd	opcode	U-type
imm[20 10:1 11]] imm[19:12]				rd	opcode	J-type

- O Load/store architecture: operate on registers, not directly on memory
- O Fixed length (32bit) instructions, and Locations of register fields (in these 32 bits) common among instructions

13

EECS 151/251A Discussion 3

## RV321 is enough to run any C program


- Register loading, arithmetic, logic, memory load/store, branches, jumps
- Additional pseudo-instructions
- Reserved opcodes for extensions
- An incredibly useful doc for RISC V reference (models, syntax...):

https://www2.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-54.pdf



#### Instruction Basics

- Arithmetic (R-, I-)
  - O ALU modes
  - O Different versions of same instruction:
    - o slt, sltu, slti
    - o srl, sra, srli
- Coad/store
  - O Load: I-type, Store: S-type
  - O Byte-addressing, little endian
  - O Load/store granularity:
    - o sw, sh, sb
    - O lw, lh, lhu, lb, lbu
      - \* Sign extension



```
R-type assembly:
<inst> rd, rs1, rs2

I-type assembly:
<inst> rd, rs1, imm
<inst> rd, imm(rs1)

S-type assembly:
<inst> rd, imm(rs2)
```

### Instruction Basics - 2

- Conditional Branches
  - B-type instructions are formatted like S-type (think: what's different?)
  - O Branch comparison types bltu, blt, beq
- O Jumps
  - o jal (J-type), jalr (I-type)
  - O 21b offset relative to PC vs 12b offset relative to an arbitrary address stored in rs1
  - O Both write PC+4 to rd unless rd == x0
- Upper Immediate
  - U-type used to get upper 20 bits of an immediate into rd
  - O auipc (add upper immediate to pc) also adds immediate to current PC

31 25	24 20	19 15	14 12	2 11 7	6	0_
funct7	rs2	rs1	funct3	rd	opcode	R-type
imm[11	L:0]	rs1	funct3	rd	opcode	I-type
imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	S-type
imm[12 10:5]	rs2	rs1	funct3	imm[4:1 11]	opcode	B-type
imm[31:12]				rd	opcode	U-type
imm[20 10:1 11]] imm[			19:12]	rd	opcode	J-type

```
B-type assembly:
<inst> rs1, imm(rs2)

J-type assembly:
jal rd, label(21bit offset
relative to pc) //stores
return address in a register

U-type assembly:
<inst> rd, imm
```