


You are given the following circuit:



Which of the following statements are true? [Note: Positive power dissipation indicates that the element is dissipating power while negative power dissipation indicates that the element is generating power.]

1. The power dissipated by all elements must sum to 0.
2. According to Ohm's law, the power dissipated by the resistors must be non-negative.
3. The power dissipated by the voltage source must be less than 0.

[courses.berkeley.edu/courses/1491216/quizzes/2307332/take?preview=1](https://courses.berkeley.edu/courses/1491216/quizzes/2307332/take?preview=1)

Quiz: Final A

4. The power dissipated by the current source  $P_I$  may be found by shorting the voltage source, finding  $V_I$ , and then calculating  $P_I = V_I I_S$ .

- 
- 1 and 2 only.
  - 1, 2, and 3 only.
  - 1, 2, 3, and 4.
  - 2, 3, and 4 only.
  - 1, 3, and 4 only.
-

# SP2020 FINAL A QUESTION 1D

1. "The power dissipated by all elements must sum to 0."

→ Law of Conservation of Energy - energy can neither be created nor destroyed

\* if power dissipated > 0, it implies energy was destroyed

\* if power dissipated < 0, it implies energy was created

2. Power dissipated by resistors must be nonnegative.

$$\rightarrow P = VI = (IR)I = I^2 R$$

$I^2$  is always positive,  $R$  is always positive  
 $\therefore P$  dissipated by resistor is always positive

3. Power dissipated by the voltage source must be less than 0.

→  $P = VI$  ... just need one of  $V_s$  or  $I$ , to be negative in this case

→ It's okay for voltage source to dissipate power

pate power... there is a current source to compensate by generating

4. The power dissipated by current source may be found by shorting the voltage source, finding  $V_I$ , and calculating  $P_I = V_I I_S$ .

→ Superposition doesn't work like that!  
Need to also remove current source and do circuit analysis to find final  $V_I$  value.




# SP2020 FINAL B QUESTION 8

- goal: advantage of CMOS inverter over NMOS in context of power consumption and output voltage


\* assume transistors don't have internal resistance or capacitance  
 → draw it out for better intuition

when M2 is open ( $V_{in} \leq V_{th}$ )




\* we can surely conclude the maximum output voltage of CMOS is higher than that of NMOS

when M2 is closed ( $V_{in} > V_{th}$ )



CMOS inverter




NMOS inverter

\* if M2 stays closed (no switching),  
power consumption of CMOS is lower  
than that of NMOS

\*\* ILLUSTRATED BOTH CASES PROVING  
ONLY II AND III

# FA2019 MIDTERM I QUESTION 3




(exam on  
TBP site)

(a) since  $\bar{V}_{in} = 0 \text{ V}$  for all  $t < 0$ , at  $t=0$ , ckt is in steady state


\*\* mathematically:  $\frac{d}{dt} V_{C_{wire}} = 0$ ;  $\frac{d}{dt} V_{C_{inv}} = 0$

$$I_{C_{wire}}(t) = C_{wire} \frac{d}{dt} V_{C_{wire}}(t) = 0 @ t=0$$

$$I_{C_{inv}}(t) = C_{inv} \frac{d}{dt} V_{C_{inv}}(t) = 0 @ t=0$$



(b)



$$Q = CV; \frac{d}{dt} Q(t) = C \frac{d}{dt} V(t) = I$$

$$I_{\text{Cwire}} = C_{\text{wire}} \frac{d}{dt} V_{\text{Cwire}}(t) = C_{\text{wire}} \frac{d}{dt} V_{\text{out}}(t)$$

$$\begin{aligned} I_{\text{Cinv}} &= C_{\text{inv}} \frac{d}{dt} V_{\text{Cinv}}(t) \\ &= C_{\text{inv}} \frac{d}{dt} V_{\text{out}}(t) \end{aligned}$$

$$V_{\text{out}}(t) = \bar{V}_{\text{in}}(t) - (R_{\text{inv}} + R_{\text{wire}})(I_{\text{Cwire}} + I_{\text{Cinv}})$$

$$= \bar{V}_{\text{in}}(t) - (R_{\text{inv}} + R_{\text{wire}}) \left( \frac{d}{dt} V_{\text{out}}(t) \right) (C_{\text{wire}} + C_{\text{inv}})$$

$$\frac{d}{dt} V_{\text{out}}(t) = \frac{\bar{V}_{\text{in}}(t) - V_{\text{out}}(t)}{(R_{\text{inv}} + R_{\text{wire}})(C_{\text{wire}} + C_{\text{inv}})}$$

$$(c) \tilde{V}(t) = \bar{V}_{\text{in}}(t) - V_{\text{out}}(t); \quad \frac{d}{dt} \tilde{V}(t) = - \frac{d}{dt} V_{\text{out}}(t)$$

$$\frac{d}{dt} \tilde{V}(t) = \frac{-\tilde{V}(t)}{(R_{\text{inv}} + R_{\text{wire}})(C_{\text{wire}} + C_{\text{inv}})}$$

$$\lambda = (R_{\text{inv}} + R_{\text{wire}})(C_{\text{wire}} + C_{\text{inv}}); \quad \tau = \frac{1}{\lambda}$$


$$\frac{d}{dt} \tilde{V}(t) = -\tau \tilde{V}(t) \rightarrow \tilde{V}(t) = A e^{-\tau t}$$

$$\frac{d}{dt} \tilde{V}(t) = -\tau (A e^{-\tau t}) = -\tau \tilde{V}(t)$$

$$\tilde{V}(0) = A e^{-\tau(0)} = A = \bar{V}_{\text{in}}(0) - V_{\text{out}}(0) \xrightarrow{\text{Given}} A = 1 \quad \xrightarrow{\text{part a}}$$

$$\tilde{V}(t) = e^{-10^7 t} \rightarrow \tilde{V}_{in}(t) - V_{out}(t) = e^{-10^7 t}$$

$$V_{out}(t) = 1 - e^{-10^7 t}$$




$$V_{out}(t) \Big|_{t \rightarrow \infty} = 1 - e^{0} = 1$$

$$V_{out}(t) \Big|_{t=RC} = 1 - e^{-10^7(10^{-7})}$$

$$= 1 - e^{-10^0} = 1 - e^{-1}$$

You are given the inverter circuit shown below. You would like to reduce the power supplied by the power supply by a factor of 2.

You are given that  $C_L = 1 \text{ pF}$ ,  $f_s = 1 \text{ GHz}$  (the clock rate),  $R_{on,p} = R_{on,n} = 10\Omega$ , and  $V_{dd} = 1 \text{ V}$ . You are only allowed to adjust the circuit as described below. Which of the following could you do?



- 
- Add another PMOS transistor in series with M1 and another NMOS transistor in series with M2.
- 

<https://es.berkeley.edu/courses/1491216/quizzes/2309167/take?preview=1>

Quiz: Final B

- None of the other choices.
  - Double  $C_L$ .
  - Double  $V_{dd}$ .
  - Add another PMOS transistor in parallel with M1 and another NMOS transistor in parallel with M2.
-



# SP 2020 FINAL B QUESTION 9

- goal: reduce power supplied by a factor of 2  $\hookrightarrow P = VI$

→ so either reduce voltage or current  
\* we can surely eliminate "Double  $V_{DD}$ "

→ draw it out for better intuition

\* look at circuit from POV that power is being supplied





$$\begin{aligned} I &= C_L \frac{d}{dt} V_o(t) \\ &= V_{DD} - V_o / R_{on,p} \\ P &= VI = \\ &V_{DD} C_L \frac{d}{dt} V_o(t) \end{aligned}$$

\* we can surely eliminate "Double  $C_L$ " pattern for voltage of a charging capacitor when input voltage is 1V in an RC circuit (based on Fall 2019 MT1):

$$\begin{aligned} V_c(t) &= 1 - e^{-t/RC} \\ &= \frac{V_{DD} (1 - 1 + e^{-t/R_{on,p}C})}{R_{on,p}} = \frac{V_{DD} e^{-t/R_{on,p}C}}{R_{on,p}} \end{aligned}$$

$$P = V_{DD} I = \frac{V_{DD} (V_{DD} - V_c)}{R_{on,p}} =$$




effective R is  
2 Ron,p

$$P = \frac{V_{dd} e^{-t/2Ron,p C}}{2Ron,p}$$

\* not perfect factor of 2  
due to exponent

\* we can surely eliminate "Add another PMOS transistor in series..."

(can draw out if you want but you can also realize by inspection)



effective R is 0.5 Ron,p

$$P = \frac{V_{dd} e^{-t/0.5Ron,p C}}{0.5Ron,p}$$

\* not even reduced

\* we can surely eliminate "Add another PMOS transistor in parallel..."

\* LEAVING "None of the other choices"

# SP2020 MIDTERM I QUESTION 3

(exam  
on TBP  
site)

$$e^{j\theta} = j \sin \theta + \cos \theta \rightarrow \text{Euler's Formula}$$


a) i.  $\| \text{magnitude} = \sqrt{2}$

$$\hookrightarrow \sqrt{1^2 + 1^2} = \|1+j\|$$

$$\text{angle} = 45^\circ = \frac{\pi}{4}$$

$$\hookrightarrow \arctan(\frac{1}{1})$$

$$1+j = \sqrt{2} e^{j\pi/4}$$



ii.  $\sqrt{j} = j^{1/2} \quad j = e^{j\pi/2}$

$$\sqrt{j} = (e^{j\pi/2})^{1/2} = e^{j\pi/4}$$

b) i.  $3e^{j\pi/3} = 3 \left( j \sin \frac{\pi}{3} + \cos \frac{\pi}{3} \right) =$

$$3 \left( j \frac{\sqrt{3}}{2} + \frac{1}{2} \right) = \frac{3\sqrt{3}}{2} j + \frac{3}{2}$$

ii.  $-\sqrt{7}e^{j\pi}$   $-\sqrt{7}e^{j\pi} = -\sqrt{7} (j \sin \pi + \cos \pi) =$

$$\text{method 1: } -\sqrt{7}(j(0) + (-1)) = \sqrt{7}$$

$$\text{method 2: } e^{j\pi} = -1 \quad (-\sqrt{7})(-1) = \sqrt{7}$$

c) i.  $\frac{1}{j} = -j \quad \text{①} \quad \frac{1}{j} \times j = -j \times j$

$$\text{②} \quad \frac{j}{j} = -(j^2)$$

$$\text{③. } 1 = -(-1)$$

$$\text{④. } 1 = 1 \quad \checkmark \quad \text{Q.E.D.}$$

$$\text{i.i. } \sin(2x) = 2\cos x \sin x$$

$$\textcircled{1} e^{j\theta} = j\sin\theta + \cos\theta$$

$$\textcircled{2} e^{-j\theta} = j\sin(-\theta) + \cos(-\theta) = -j\sin\theta + \cos\theta$$

positive trig mapping

Sin	All
Tan	Cos

$$\textcircled{3a} e^{j\theta} + e^{-j\theta} = j\sin\theta + \cos\theta + (-j\sin\theta + \cos\theta) = 2\cos\theta$$

$$\textcircled{4a} \cos\theta = \frac{e^{j\theta} + e^{-j\theta}}{2}$$

$$\textcircled{3b} e^{j\theta} - e^{-j\theta} = j\sin\theta + \cos\theta - (-j\sin\theta + \cos\theta) = 2j\sin\theta$$

$$\textcircled{4b} \sin\theta = \frac{e^{j\theta} - e^{-j\theta}}{2j}$$

$$\textcircled{1} \sin(2x) = \frac{e^{j(2x)} - e^{-j(2x)}}{2j}$$

$$\textcircled{2} \cos x \sin x = 2 \left( \frac{e^{jx} + e^{-jx}}{2} \right) \left( \frac{e^{jx} - e^{-jx}}{2j} \right) =$$

$$\frac{(e^{jx})^2 - (e^{-jx})^2}{2j} = \frac{e^{j2x} - e^{-j2x}}{2j}$$

Q.E.D.