#### 1 Transistor Introduction

Transistors (as presented in this course) are 3 terminal, voltage controlled switches. This means that, when a transistor is "on," it connects the Source (S) and Drain (D) terminals via a low resistance path (short circuit). When a transistor is "off," the Source and Drain terminals are disconnected (open circuit).

Two common types of transistors are NMOS and PMOS transistors. Their states (shorted or open) are determined by the voltage difference across the Gate (G) and Source (S) terminals, compared to a "threshold voltage." Transistors are extremely useful in digital logic design since we can implement Boolean logic operators using switches.

Recall that in this class,  $V_{\rm th}$  denotes how much **higher** the gate needs to be relative to the source for the NMOS to be on, and that  $|V_{\rm tp}|$  denotes how much **lower** the gate needs to be relative to the source for the PMOS to be on.




Figure 1: NMOS Transistor Resistor-switch model




Figure 2: PMOS Transistor Resistor-switch model

Transistors can be connected together to perform boolean algebra. For example, the following circuit is called an "inverter" and represents a NOT gate.

1




Figure 3: CMOS Inverter

When the input is high  $(V_{\rm in} \geq V_{\rm tn}, V_{\rm in} \geq V_{\rm DD} - |V_{\rm tp}|)$ , then the NMOS transistor is on, the PMOS transistor is off, and  $V_{\rm out} = 0$ . When the input is low  $(V_{\rm in} \leq V_{\rm tn}, V_{\rm in} \leq V_{\rm DD} - |V_{\rm tp}|)$ , the NMOS transistor is off, the PMOS transistor is on, and  $V_{\rm out} = V_{\rm DD}$ . When working with digital circuits like the one above, we usually only consider the values of  $V_{\rm in} = 0$ ,  $V_{\rm DD}$ . This yields the following truth table:

$V_{\rm in}$	V <sub>out</sub>	NMOS	PMOS
$V_{ m DD}$	0	on	off
0	$V_{ m DD}$	off	on

If you think of  $V_{\rm DD}$  being a logical 1 and 0 V being a logical 0, we have just created the most elementary logical operation using transistors!

# 2 Single-transistor Inverter

Consider the following single-transitor inverter, consisting of an NMOS transistor and a resistor, where for  $N_1$  we have  $0 < V_{tn} < V_{DD}$ .





Figure 4: Single transistor NMOS inverter

- a) Replace the transistor  $N_1$  with a switch, the simplest model of a transistor and answer the following questions
  - (i) What is  $V_{\text{out}}$  when  $V_{\text{in}} = 0$ ?

### **Answer**

When  $V_{\rm in}=0$  the transistor lets no current through (the switch is open) and  $V_{\rm out}=V_{\rm DD}$ 



(ii) What is  $V_{\text{out}}$  when  $V_{\text{in}} = V_{\text{DD}}$ ?

#### **Answer**

When  $V_{\rm in} = V_{\rm DD}$  the transistor lets current through (the switch is closed) and  $V_{\rm out} = 0$ 





Figure 5: NMOS Transistor Resistor-switch model



(iii) What is the power consumption of the circuit when  $V_{\rm in}$  = 0? How about when  $V_{\rm in}$  =  $V_{\rm DD}$ 

#### **Answer**


Recall that P = IV. If  $V_{in} = 0$ , I = 0 and there is no power.

However, if  $V_{\text{in}} = V_{\text{DD}}$ , the power disipated by the resistor is  $P = IV = \frac{V_{\text{DD}}^2}{R_1}$ 

- b) Now replace the NMOS device with a transistor model that includes an internal resistor, such as the one in the figure above.
  - (i) What is  $V_{\text{out}}$  when  $V_{\text{in}} = 0$ ?

### **Answer**

In this case, the circuit looks as below, with the switch open. Since no current flows,  $V_{\rm out} = V_{\rm DD}$ .



(ii) What is  $V_{\text{out}}$  when  $V_{\text{in}} = V_{\text{DD}}$  in terms of  $R_1$  and  $R_{\text{on, N}}$ ? What is this value if  $R_{\text{on,N}} = \frac{1}{10}R_1$ ? How much power does the circuit consume?

#### **Answer**

The circuit in question is the one above, with the switch closed. This is a voltage divider with  $V_{\rm out} = \frac{R_{\rm on,N}}{R_{\rm on,N} + R_1} V_{\rm DD}$ . With the value for  $R_{\rm on,N}$ , we have  $V_{\rm out} = \frac{1}{11} V_{\rm DD}$ . Note that this value may be close to 0, but now we cannot reach a true "low" output state.

The power is

$$P = IV = \frac{V_{\rm DD}^2}{(R_{\rm on,N} + R_1)}.$$

c) Now consider a CMOS inverter with both PMOS and CMOS devices, such as that of Figure 3. How does the performance and power consumption compare?

#### **Answer**

Note that for the CMOS inverter, there is always at least one switch that is open and does not let current through, leading to essentially zero power consumption (in reality there is always some power consumption, and this analysis assumes no load at the output) in both states. On the other hand, the inverter presented in this problem consumes power when  $V_{\rm in} = V_{\rm DD}$ . Moreover, the inverter presented in this problem does not reach "both rails" (ground and  $V_{\rm DD}$ ) since the transistor has some resistance when it is on.

#### 3 NAND Circuit

Let us consider a NAND logic gate. This circuit implements the boolean function  $\overline{(A \cdot B)}$ .




Figure 6: NAND

 $V_{tn}$  and  $V_{tp}$  are the threshold voltages for the NMOS and PMOS transistors, respectively. Assume that  $V_{DD} > V_{tn}$  and  $|V_{tp}| > 0$ .

a) Label the gate, source, and drain nodes for the NMOS and PMOS transistors above.

### **Answer**

In an NMOS, the terminal at the higher potential is always the drain, and the terminal at the lower potential is always the source. Therefore, the drain is at the top of  $N_A$  (connected to  $V_{out}$ ) and the top of  $N_B$  (connected to  $N_A$ ). The source is at the bottom of  $N_A$  (connected to  $N_B$ ) and the bottom of  $N_B$  (connected to ground). The gate terminal of  $N_A$  is connected to  $V_A$ ; the gate of  $N_B$  is connected to  $V_B$ . In an PMOS, the terminal at the higher potential is always the source, and the terminal at the lower potential is always the drain. Therefore, the source is at the top of  $P_A$  and  $P_B$  (connected to  $V_{DD}$ ). The drain is at the bottom of  $P_A$  and  $P_B$  (connected to  $V_{out}$ ). The gate terminal of  $P_A$  is connected to  $V_A$ ; the gate of  $P_B$  is connected to  $V_B$ .

b) If  $V_A = V_{DD}$  and  $V_B = V_{DD}$ , which transistors act like open circuits? Which transistors act like closed circuits? What is  $V_{out}$ ?

#### **Answer**

 $P_A$  and  $P_B$  are off, creating an open circuit.  $N_B$  and  $N_A$  are on, creating a closed circuit.  $V_{out} = 0V$  because it is connected by closed circuit to ground.

c) If  $V_A = 0V$  and  $V_B = V_{DD}$ , what is  $V_{out}$ ?




Figure 7: NAND

#### **Answer**

 $P_B$  and  $N_A$  are off, creating an open circuit.  $P_A$  and  $N_B$  are on, creating a closed circuit.  $V_{out} = V_{DD}$  because it is connected by closed circuit to  $V_{DD}$ .

## d) If $V_A = V_{DD}$ and $V_B = 0V$ , what is $V_{out}$ ?

#### **Answer**

 $P_A$  and  $N_B$  are off, creating an open circuit.  $P_B$  is on, creating a closed circuit.  $V_{out} = V_{DD}$  because it is connected by closed circuit to  $V_{DD}$ .

Note that with the simplest transistor model, one cannot to determine  $V_{GS}$  for  $N_A$ , since we don't know the source voltage for that transistor.  $V_{out}$  is still high, because regardless of whether  $N_A$  is on, there is an open (or very high resistance) between  $V_{out}$  and ground while there is a short to  $V_{DD}$ .

## e) If $V_A = 0V$ and $V_B = 0V$ , what is $V_{out}$ ?

#### **Answer**

 $N_B$  is off, creating an open circuit.  $P_A$  and  $P_B$  are on, creating a closed circuit.  $V_{out} = V_{DD}$  because it is connected by closed circuit to  $V_{DD}$ .

Like above, the source of  $N_B$  has an ambigous value and we cannot determine whether  $N_B$  is on or off. However, this does not affect the output because the path to ground is an open since  $N_B$  is off.