Tahmini Ders İçeriği (Tentative Couse Schedule – Syllabus)



- 1. Hafta: Sayısal Sinyaller/Sistemler, İkilik Tabanda Sayılar, Taban Aritmetiği, İşaretli/Eksi Sayıların Gösterimi, Sayısal Tasarım Tarihçesi
- 2. Hafta: İkili Mantık Aritmetiği ve Kapıları, Bool Cebiri Teorisi ve Tanımları, Bool Fonksiyonları, Kapı-Seviyesinde Yalınlaştırma, Karnough Haritası, Önemsenmeyen Durumlar, NAND, NOR, XOR
- 3-4. Hafta: FPGA, Birleşik (Combinational) Devreler, Aritmetik Modüller, Decoder, Encoder, Mux, Verilog HDL
- **5. Hafta:** Ardışık (Sequential) Devreler, Mandal (Latch), Flip-Flop, Yazmaçlar (Registers)

Lab Sınavı (265/264L)


- 6. Hafta: Durum Makinaları, Örnek Tasarımlar, Sayaçlar (Counters)
- 7. Hafta: FSM Örnekleri
- 8. Hafta: RTL (Register Transfer Level) ASMD (Algorithmic State Machine and Datapath) Tasarımları
- 9. Hafta: Durağan Zaman Analizi (Static Timing Analysis)

Ara Sınav (265/264)

- 10. Hafta: Bellekler, FPGA'da RAM, OpenRAM
- 11-12. Hafta: (21-25 Kasım, 28 Kasım 2 Aralık) Boru hattı, FPGA ve ASIC Tasarım Akışları

Final (16 Aralık) – Proje Teslimleri (31 Aralık)






Hennessy, Patterson kitabından








Trouting, Tcq ve Tsetup ignore edilmiştir










A1 girişinin E1'e dönüşmesi yine 20 ns sürdü, yani toplam gecikme azalmadı!






E1

outputs

(FF girişine)

A1 girişinin E1'e dönüşmesi yine 20 ns sürdü, yani toplam gecikme azalmadı! Ama toplamda sistemin tamamladığı görev, yaptığı işlem artmış oldu!






E1


outputs

(FF girişine)

Peki ya bütün tasklar aynı gecikmeye sahip olmasaydı ??? En yavaş task'a göre saat frekansı güncellenir ve verimsizlik meydana gelirdi!










```
module pipeline
(
input clk,
input rst_n,
input [7:0] a_i,
input [7:0] b_i,
input [7:0] c_i,
input [7:0] d_i,
input [7:0] ctrl1_i,
input [7:0] ctrl2_i,
output [9:0] e_o,
output [9:0] f_o
);
```

```
reg [9:0] e,f;
reg [7:0] a,b,c,d;
reg [7:0] ctrl1,ctrl2;
reg [8:0] ctrl_result;
reg gr,sm;
```

```
always @(*) begin
   if (ctrl1 > ctrl2)
        ctrl result = ctrl1 - ctrl2;
    else
        ctrl result = ctrl1 | ctrl2;
    gr = 0;
    sm = 0;
    if (ctrl_result > 9'd355) begin
        gr = 1;
    end
    else if (ctrl_result < 9'd355) begin
        sm = 1;
    end
end
```




```
always @(posedge clk, negedge rst_n) begin
    if (rst n == 1'b0) begin
                 <= {8{1'b0}};
                 <= {8{1'b0}};
        b
                 <= {8{1'b0}};
                 <= {8{1'b0}};
                 <= {8{1'b0}};
        ctrl1
        ctrl2
                 <= {8{1'b0}};
                 <= {10{1'b0}};
                 <= {10{1'b0}};
    end
    else begin
                 <= a i;
        a
                 <= b i;
        b
                 <= c i;
        C
                 <= d_i;
        ctrl1
                 <= ctrl1 i;
        ctrl2
                 <= ctrl2_i;
        if (gr) begin
               \langle = (a + b) + (c + d);
                \langle (a + b) - (c + d);
        end
        else if (sm) begin
            e <= (a - b) + (c - d);
            f <= (-a + b) + (-c + d);
        end
        else begin
             e \langle = \{2'b00, (a \land b) \mid (c \land d)\};
                 \leftarrow \{2'b11, (a \& b) \land (c \& d)\};
        end
    end
```



Design Timing Summary

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS): -	-0.244 ns	Worst Hold Slack (WHS):	0.633 ns	Worst Pulse Width Slack (WPWS):	2.000 ns
Total Negative Slack (TNS):	-1.078 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): (0.000 ns
Number of Failing Endpoints: 8	3	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 2	20	Total Number of Endpoints:	20	Total Number of Endpoints:	69

Timing constraints are not met.



```
assign e_o = e;
assign f_o = f;
```


endmodule



Design Timing Summary


Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	-0.445 ns	Worst Hold Slack (WHS):	0.582 ns	Worst Pulse Width Slack (WPWS):	2.000 ns
Total Negative Slack (TNS):	-1.983 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	8	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	20	Total Number of Endpoints:	20	Total Number of Endpoints:	69

Timing constraints are not met.




ÇÖZÜM -> BORUHATTI (PIPELINING)














```
// registers for pipeline
reg [8:0] ctrl_result_pipe;
reg [7:0] e_pipe1, e_pipe2;
reg [8:0] e_pipe3, e_pipe4, e_pipe5, e_pipe6;
reg [7:0] f_pipe1, f_pipe2;
reg [8:0] f_pipe3, f_pipe4, f_pipe5, f_pipe6;
```


```
always @(*) begin
   if (ctrl1 > ctrl2)
        ctrl result = ctrl1 - ctrl2;
   else
        ctrl result = ctrl1 | ctrl2;
   gr = 0;
   sm = 0;
     if (ctrl result > 9'd355) begin
         gr = 1;
     else if (ctrl result < 9'd355) begin
         sm = 1;
   if (ctrl result pipe > 9'd355) begin
        gr = 1;
    end
   else if (ctrl result pipe < 9'd355) begin
        sm = 1;
   end
end
```

```
always @(posedge clk, negedge rst n) begin
   if (rst n == 1'b0) begin
       a
              <= {8{1'b0}};
       b
              <= {8{1'b0}};
              <= {8{1'b0}};
       d
              <= {8{1'b0}};
       ctrl1 <= {8{1'b0}};
       ctrl2 <= {8{1'b0}};
              <= {10{1'b0}};
               <= {10{1'b0}};
       // registers for pipeline
       ctrl_result_pipe <= {9{1'b0}};
       e pipe1 <= {8{1'b0}};
       e_pipe2
                         <= {8{1'b0}};
       e pipe3 <= {9{1'b0}};
       e pipe4
                          <= {9{1'b0}};
       e pipe5
                         <= {9{1'b0}};
       e_pipe6
                          <= {9{1'b0}};
       f pipe1
                          \leftarrow \{8\{1'b0\}\};
       f pipe2
                          <= {8{1'b0}};
       f pipe3
                          \leftarrow \{9\{1'b0\}\};
       f_pipe4
                          \leftarrow \{9\{1'b0\}\};
       f_pipe5
                          <= {9{1'b0}};
       f pipe6
                          <= {9{1'b0}};
   end
   else begin
```

```
else begin
           <= a i;
   a
   b <= b i;
   c <= c i;
   d <= d i;
   ctrl1 <= ctrl1 i;
   ctrl2 <= ctrl2 i;
   // registers for pipeline
   ctrl_result_pipe <= ctrl_result;</pre>
             <= (a ^ b);
   e pipe1
                     <= (c ^ d);
   e pipe2
   e pipe3 <= (a - b);
                      \leftarrow (c - d);
   e_pipe4
                      \leftarrow (a + b);
   e_pipe5
                     \langle = (c + d);
   e pipe6
   f pipe1
                      <= (a & b);
                      \leftarrow (c & d);
   f_pipe2
   f_pipe3
                      \leftarrow (-a + b);
    f_pipe4
                     \leftarrow (-c + d);
    f_pipe5
                      <= (a + b);
    f pipe6
                       \leftarrow (c + d);
```

```
if (gr) begin
             e <= (a + b) + (c + d);
         f <= (a + b) - (c + d);
         else if (sm) begin
             e <= (a - b) + (c - d);
          f <= (-a + b) + (-c + d);
         else begin
             e \leq \{2'b00, (a \land b) \mid (c \land d)\};
             f <= \{2'b11, (a \& b) \land (c \& d)\};
       if (gr) begin
           e <= e pipe5 + e pipe6;
           f <= f pipe5 - f pipe6;
       end
       else if (sm) begin
           e <= e pipe3 + e pipe4;
           f <= f pipe3 + f pipe4;
       end
       else begin
           e <= {2'b00, e_pipe1 | e_pipe2};
           f <= {2'b11, f pipe1 ^ f pipe2};
       end
   end
end
```





Design Timing Summary

Setup		Hold		
Worst Negative Slack (WNS):	0.474 ns	Worst Hold Slack (WHS):	0.227 ns	
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	
Total Number of Endpoints:	115	Total Number of Endpoints:	115	

Pulse Width

Worst Pulse Width Slack (WPWS):	2.000 ns
Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0
Total Number of Endpoints:	164

All user specified timing constraints are met.

Normal


Resource	Utilization	Available	Utilization %
LUT	118	20800	0.57
FF	68	41600	0.16
Ю	70	106	66.04
BUFG	1	32	3.13

Pipelined

Resource	Utilization	Available	Utilization %
LUT	148	20800	0.71
FF	163	41600	0.39
Ю	70	106	66.04
BUFG	1	32	3.13

KAYNAK PAYLAŞIMI (RESOURCE SHARING)





```
// registers for pipeline
reg [8:0] ctrl_result_pipe;
reg [7:0] e_pipe1, e_pipe2;
reg [8:0] e_pipe3, e_pipe4, e_pipe5, e_pipe6;
reg [7:0] f_pipe1, f_pipe2;
//reg [8:0] f_pipe3, f_pipe4, f_pipe5, f_pipe6;
```


```
always @(posedge clk, negedge rst_n) begin
   if (rst_n == 1'b0) begin
              <= {8{1'b0}};
              <= {8{1'b0}};
       b
              <= {8{1'b0}};
       d
              <= {8{1'b0}};
       ctrl1
             <= {8{1'b0}};
       ctrl2 <= {8{1'b0}};
              <= {10{1'b0}};
              <= {10{1'b0}};
       // registers for pipeline
       ctrl_result_pipe <= {9{1'b0}}};
                <= {8{1'b0}};
       e_pipe1
                         <= {8{1'b0}};
       e_pipe2
                         <= {9{1'b0}};
       e_pipe3
                         <= {9{1'b0}};
       e_pipe4
       e_pipe5
                         <= {9{1'b0}};
                         <= {9{1'b0}};
       e_pipe6
                         <= {8{1'b0}};
       f_pipe1
       f pipe2
                         <= {8{1'b0}};
         f pipe3
                        <= {9{1'b0}};
        f_pipe4
                        <= {9{1'b0}};
                       <= {9{1'b0}};
         f_pipe5
         f pipe6
                           <= {9{1'b0}};
   else begin
```

```
// registers for pipeline
ctrl result pipe
                      <= ctrl result;
e_pipe1
                      <= (a ^ b);
                      \leftarrow (c ^ d);
e_pipe2
e_pipe3
                      \leftarrow (a - b);
                      \leftarrow (c - d);
e_pipe4
                      \leftarrow (a + b);
e_pipe5
                      \leftarrow (c + d);
e_pipe6
f_pipe1
                      \leftarrow (a & b);
f_pipe2
                      \leftarrow (c & d);
  f_pipe3
                     <= (-a + b);
  f_pipe4
                       \langle = (-c + d);
  f_pipe5
                        \langle = (a + b);
  f_pipe6
                         \leftarrow (c + d);
```

```
if (gr) begin
    e <= e_pipe5 + e_pipe6;
    f <= e_pipe5 - e_pipe6;
end
else if (sm) begin
    e <= e_pipe3 + e_pipe4;
    f <= -e_pipe3 - e_pipe4;
end
else begin
    e <= {2'b00, e_pipe1 | e_pipe2};
    f <= {2'b11, f_pipe1 ^ f_pipe2};
end</pre>
```

KAYNAK PAYLAŞIMI (RESOURCE SHARING)





Design Timing Summary

All user specified timing constraints are met.

Setup	Hold		Pulse Width	
Worst Negative Slack (WNS): 0.68	ns Worst Hold Slack (WHS):	0.285 ns	Worst Pulse Width Slack (WPWS):	2.000 ns
Total Negative Slack (TNS): 0.00	ns Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints: 97	Total Number of Endpoints:	97	Total Number of Endpoints:	146

Normal

Resource	Utilization	Available	Utilization %
LUT	118	20800	0.57
FF	68	41600	0.16
Ю	70	106	66.04
BUFG	1	32	3.13

Pipelined

Resource	Utilization	Available	Utilization %
LUT	148	20800	0.71
FF	163	41600	0.39
Ю	70	106	66.04
BUFG	1	32	3.13

Pipelined & Resource Shared

Resource	Utilization	Available	Utilization %
LUT	131	20800	0.63
FF	145	41600	0.35
Ю	70	106	66.04
BUFG	1	32	3.13