



core\_region.sv





core\_region.sv


assign is\_axi\_addr = (core\_lsu\_addr[31:20] != 12'h001); assign core\_data\_req = (~is\_axi\_addr) & core\_lsu\_req; assign core\_axi\_req = is\_axi\_addr & core\_lsu\_req;



core\_region.sv







core\_region.sv

# Netlist generation and simulation #114



Oclosed FrischAd opened this issue on Sep 14, 2017 · 80 comments



#### FrischAd commented on Sep 14, 2017



Hello.

I generated a netlist using Design Compiler.

I have two issues:

- 1. In sp ram wrap.sv is a module called 'sp ram bank' but there is no file containing this module. Where can I find it?
- 2. I generated the netlist by using the 'sp ram' and not the 'sp ram bank'. Is it possible to simulate this netlist with your provided scripts or alter them easily? If not, how did you verify that the netlist is correct? (Formal verification?)

Thanks in advance.



#### FrancescoConti commented on Sep 14, 2017 • edited -

Member )



You probably want to replace sp\_ram\_bank with a single ported memory macro instantiation for your technology of choice if you're doing ASIC synthesis. I'm pretty sure the one in the repo is just a placeholder.

Using the functional sp ram which can be found in rtl/components, you will end up with a memory composed of flip-flops (standard cells), which is likely not what you want.

If you perform a full-blown synthesis with a "valid" memory macro, you will be able to verify if it works (you can typically also do this at RTL as most macros have functional models). We actually taped out several chips using the code in PULPino and we verified functionality at several levels, including the final product.

If you are wondering why we don't distribute memory macros but just a placeholder, there's basically two reasons: first, our distribution is technology-agnostic (at least for what concerns RTL); second, and most important, we cannot distribute memory functional models or macros from real-world foundries as they are not ours. We typically access them under non-disclosure agreements.

# PULPINO - sp ram wrap.sv

# OPEN\_RAM

```
input clk0; // clock
input csb0; // active low chip select
input web0; // active low write control
input [NUM_WMASKS-1:0] wmask0; // write mask
input [ADDR_WIDTH-1:0] addr0;
input [DATA_WIDTH-1:0] din0;
output [DATA_WIDTH-1:0] dout0;
input clk1; // clock
input csb1; // active low chip select
input [ADDR_WIDTH-1:0] addr1;
output [DATA_WIDTH-1:0] dout1;
```

```
elsif ASIC
  // RAM bypass logic
  logic [31:0] ram out int;
  // assign rdata o = (bypass en i) ? wdata i : ram out i
  assign rdata o = ram out int;
  sp ram bank
  #(
   .NUM BANKS
                RAM SIZE/4096 ),
   .BANK SIZE
                1024
  sp ram bank i
   .clk i
            ( clk
   .rstn i
            (rstn i
   .en i
              en i
   .addr i
              addr i
   .wdata i (
              wdata i
   .rdata o ( ram out int
            ( (we i & ~bypass en i)
   .we i
   .be i
             ( be i
  );
```

FLL

module clk rst gen

logic

logic

logic

logic

logic

logic

logic

logic

input logic

output logic

input logic

input logic

output logic output logic

output logic

output logic

output logic

input

input

input

input

input

input

input

input

clk i, rstn i,

clk sel i,

clk standalone i,

testmode i,

scan en i, scan i, scan o,

fll req i,

.CFGWEB .RSTB

. PWDB .STAB .TM .TE .TD .TQ

assign fll ack o

assign fll lock o

assign **scan o** 

else

endif

`ifdef ASIC

fll i

umcL65 LL FLL

.FLLCLK

.FLL0E

.REFCLK

.CFGREQ

. CFGACK

.CFGAD

.CFGD

.CFGQ

.LOCK

clk standalone i testmode i scan en i scan i scan o

clk fll int

fll lock o fll req i

fll ack o

fll add i

fll data i

fll wrn i

clk sel i

rstn i

fll r data o

1'b1

( clk i

= fll req i; assign fll r data o = 1'b0;

= 1'b0;= 1'b0;

fll wrn i, [1:0] fll add i, fll data i, [31:0] fll ack o, [31:0] fll r data o, fll lock o, clk o, rstn o

# FLL bypassing

```
39
         cluster clock mux2
         clk mux i
40
41
42
              .clk sel i ( clk sel i
                           clk i
43
              .clk0 i
              .clk1 i
                           clk fll int
44
                          ( clk int
              .clk o
45
46
     assign clk int = clk i;
```

# core\_region.sv

```
.FLLCLK
                        ( clk fll int
           .FLLOE
                          1'b1
                          clk i
           .REFCLK
60
            .LOCK
                          fll lock o
           .CFGREO
                          fll reg i
           . CFGACK
                          fll ack o
            .CFGAD
64
            . CFGD
                          fll data i
           .CFG0
                          fll r data o
            . CFGWEB
                          fll wrn i
            .RSTB
                          rstn i
           . PWDB
                          clk sel i
            .STAB
                          clk standalone i
70
                          scan en i
                          scan i
            .T0
                          scan o
       assign fll ack o
                            = fll req i;
76
       assign fll r data o = 1'b0;
       assign fll lock o
                            = 1'b0;
       assign scan o
                            = 1'b0;
78
     `else
79
       assign fll ack o
                            = fll req i;
       assign fll r data o = 1'b0;
       assign fll lock o
82
                            = 1'b0;
83
       assign scan o
                            = 1'b0;
      endif
```

`ifdef ASIC

umcL65 LL FLL

53




#### FrancescoConti commented on Oct 17, 2017 • edited -





For what concerns the second one, you have to replace sp\_ram\_bank with an instantiation of your own favorite memory cut from your technology library (see the initial question of this same issue).

For what concerns the FLL, this is a clock generator IP that is used in our PULP-based chips (see e.g. <a href="http://ieeexplore.ieee.org/abstract/document/7934447/">http://ieeexplore.ieee.org/abstract/document/7934447/</a>) but is not released as open source as far as I know. If you want to tape out a chip you will of course need a clock generator IP (not necessarily this one), but if you just want to synthesize for comparisons or validation, than you can probably simply bypass it (remove the IP from clk\_rst\_gen.sv + hardwire clk\_sel\_i to 0 so that the internal clock is tied to the reference clock clk\_i).



```
module boot rom wrap
 #(
    parameter ADDR WIDTH = `ROM ADDR WIDTH,
   parameter DATA WIDTH = 32
    // Clock and Reset
   input logic
                                  clk,
   input logic
                                  rst n,
   input logic
                                  en i,
   input logic [ADDR WIDTH-1:0] addr i,
   output logic [DATA WIDTH-1:0] rdata o
  );
  boot code
  boot code i
    .CLK
             clk
    .RSTN
            rst n
    .CSN
            ~en i
    .Α
            addr i[ADDR WIDTH-1:2] ),
            rdata o
    . Q
endmodule
```

`include "config.sv"

```
module boot code
   input logic
                       CLK,
   input logic
                       RSTN,
   input logic
                       CSN,
   input logic [9:0]
                       Α,
   output logic [31:0] Q
 );
  const logic [0:547] [31:0] mem = {
   32'h00000013,
   32'h00000013,
   32'h00000013,
   32'h00000013,
   32'h00000013,
   32'h00000013,
    32'h00000013
```


### Ram initialization for simulation – DATA MEM

```
51
              preload data memory
           for(addr = 0; addr < data size/4; addr = addr) begin</pre>
52
53
54
               for(bidx = 0; bidx < data width/8; bidx++) begin
55
               mem addr = addr / (data width/32);
56
               data = data mem[addr];
57
58
                 if (bidx%4 == 0)
                   tb.top i.core region i.data mem.sp ram i.mem[mem addr][bidx] = data[ 7: 0];
59
60
                 else if (bidx%4 == 1)
                   tb.top i.core region i.data mem.sp ram i.mem[mem addr][bidx] = data[15: 8];
61
     //
                 else if (bidx%4 == 2)
62
                   tb.top i.core region i.data mem.sp ram i.mem[mem addr][bidx] = data[23:16];
63
64
                 else if (bidx%4 == 3)
                   tb.top i.core region i.data mem.sp ram i.mem[mem addr][bidx] = data[31:24];
65
66
67
                 if (bidx%4 == 3) addr++;
68
69
                 tb.top i.core region i.data mem.open ram 2k.mem[mem addr] = data[31:0];
70
                 addr = addr + 1;
71
               end
           end
```


#### Ram initialization for simulation – INSTR MEM

```
// preload instruction memory
           for(addr = 0; addr < instr size/4; addr = addr) begin</pre>
75
                for(bidx = 0; bidx < instr width/8; bidx++) begin</pre>
78
79
80
               mem addr = addr / (instr width/32);
               data = instr mem[addr];
                 if (bidx%4 == 0)
                    tb.top i.core region i.instr mem.sp ram wrap i.sp ram i.mem[mem addr][bidx] = data[ 7: 0];
                 else if (bidx%4 == 1)
                    tb.top i.core region i.instr mem.sp ram wrap i.sp ram i.mem[mem addr][bidx] = data[15: 8];
85
                 else if (bidx%4 == 2)
86
                    tb.top i.core region i.instr mem.sp ram wrap i.sp ram i.mem[mem addr][bidx] = data[23:16];
                 else if (bidx%4 == 3)
87
88
                    tb.top i.core region i.instr mem.sp ram wrap i.sp ram i.mem[mem addr][bidx] = data[31:24];
89
90
                 if (bidx%4 == 3) addr++;
91
               tb.top i.core region i.instr mem.sp ram wrap i.open ram 2k.mem[mem addr] = data[31:0];
92
93
               addr = addr + 1;
94
95
               end
           end
```


# Open ram




# Sp ram





# Sp ram



Sp ram - write







#### linker

Yazılımsal olarak dataram alanını genişletmek için öncelikle pulpino/sw/ref dizini içerisinde bulunan "link.common.ld" linker dosyası içerisindeki dataram alanı bitişi ve boyutu ve stack'in başlangıcı uygun biçimde ayarlanır. Aynı dizin içerisindeki "link.boot.ld" dosyası içerisinde de stack'in başlangıcı uygun biçimde ayarlanır. Son olarak pulpino/sw/utils dizini içerisindeki "s19toslm.py" dosyası açılır ve "tcdm\_bank\_size" değişkeni istenilen boyutlarda uygun biçimde değiştirilir. Yazılımsal olarak dataram kısmının genişletilmesiyle ilgili gerekli görseller sırasıyla şekil 3.21, 3.22 ve 3.23'de verilmiştir.

```
MEMORY
                               instrram
                                            : ORIGIN = 0 \times 000000000, LENGTH = 0 \times 8000
                               dataram
                                            : ORIGIN = 0 \times 00100000, LENGTH = 0 \times 1E000
                               stack
                                             : ORIGIN = 0x0011E000. LENGTH = 0x2000
                                     Sekil 3.21: link.common.ld Dosyası İçerisinde Değişim
                          MEMORY
                                              : ORIGIN = 0 \times 000008000, LENGTH = 0 \times 2000
                               rom
                               stack
                                              : ORIGIN = 0x0011E000, LENGTH = 0x2000
linker
                                      Şekil 3.22: link.boot.ld Dosyası İçerisinde Değişim
                  if(len(sys.argv) < 2):
                      print "Usage s19toslm.py FILENAME"
                      quit()
                  12 banks
                  12 bank size = 8192 # in words (32 bit)
                  l2 start
                               = 0 \times 000000000
                  l2 end
                                = 12 start + 12 banks * 12 bank size * 4 - 1
                  tcdm banks
                  tcdm bank size = 122880 # in words (32 bit)
                  tcdm start = 0x001000000
                  tcdm end
                                 = tcdm start + tcdm banks * tcdm bank size * 4 - 1
```

tcdm bank bits = int(math.log(tcdm banks, 2))

Şekil 3.23: s19toslm.py Dosyası İçerisindeki Değişim

#### link.common.ld

```
MEMORY
         instrram
                      : ORIGIN = 0 \times 000000000, LENGTH = 0 \times 8000
                      : ORIGIN = 0 \times 00100000, LENGTH = 0 \times 6000
         dataram
         stack
                      : ORIGIN = 0x00106000, LENGTH = 0x2000
10
11
     MEMORY
12
13
14
         instrram
                     : ORIGIN = 0 \times 000000000, LENGTH = 0 \times 800
                      : ORIGIN = 0 \times 00100000, LENGTH = 0 \times 600
15
         dataram
                      : ORIGIN = 0x00106000, LENGTH = 0x200
16
         stack
17
18
     /* Stack information variables */
19
     /* min stack = 0 \times 1000; */ /* 4 \text{K} - minimum stack space to reserve */
20
21
      min stack = 0x100; /* 256 - minimum stack space to reserve */
     _stack_len = LENGTH(stack);
22
      stack start = ORIGIN(stack) + LENGTH(stack);
23
```

# s19toslm.py

```
12 banks
111
                   = 1
112
      #l2 bank size = 8192 # in words (32 bit)
113
      l2 bank size = 512 # in words (32 bit)
114
      12 \text{ start} = 0 \times 0000000000
      l2 end = l2 start + l2 banks * l2 bank size * 4 - 1
115
116
      tcdm banks = 1
117
118
      #tcdm bank size = 6144 # in words (32 bit)
      tcdm bank size = 512 # in words (32 bit)
119
      tcdm start = 0 \times 00100000
120
      tcdm end = tcdm start + tcdm banks * tcdm bank size * 4 - 1
121
      tcdm bank bits = int(math.log(tcdm banks, 2))
122
```

### Helloworld does not fit In 2K instr mem

## make helloworld

/opt/riscv/bin/../lib/gcc/riscv32-unknown-elf/5.2.0/../../riscv32-unknown-elf/bin/ld: helloworld.elf section `.text.illegal\_insn\_handler\_c' will not fit in region `instrram' opt/riscv/bin/../lib/gcc/riscv32-unknown-elf/5.2.0/../../riscv32-unknown-elf/bin/ld: region `instrram' overflowed by 3588 bytes