Course Code: CS223

Course Name: Digital Design **Section:** 4

Lab 2

Name: Berk Saltuk Yılmaz **ID:** 21903419

Date: 16.10.2020

Part (b):

Circuit Schematic for 2-bit adder made from full adders:



Part (c):

Behavioral SystemVerilog module for the full adder:



Part (d):

Structural SystemVerilog module for the full adder:

Project Summary | tb_full_adder_structural.sv | full_adder_structural.sv *

C:/Users/bsy/vivadows/lab2/lab2.srcs/sources_1/imports/Desktop/full_adder_structural.sv

```
1  module full_adder_structural (input logic a, b, cin, output logic sum, cout);
2
3  logic xorResult, andResult, andResult2;
4  half_adder hf1 ( a, b, xorResult, andResult);
5  half_adder hf2( xorResult, cin, sum, andResult2);
6
7  assign cout = andResult2 | andResult;
8  endmodule
9
10 module half_adder (input logic a, b, output logic sum, cout);
11
12 assign sum = a ^ b;
13 assign cout = a & b;
14
15 endmodule
16
```

Testbench for structural SystemVerilog module for the full adder:

Project Summary | tb_full_adder_structural.sv | full_adder_structural.sv

C:/Users/bsy/vivadows/lab2/lab2.srcs/sim_1/imports/Desktop/tb_full_adder_structural.sv

```
1  module tb_full_adder_structural;
2
3  logic a, b, cin;
4  logic sum, cout;
5
6  full_adder_structural fas1(a, b, cin, sum, cout);
7
8  initial begin
9      a = 0; b = 0; cin = 0; #10;
10     cin = 1; #10;
11     b = 1; cin = 0; #10;
12     cin = 1; #10;
13     a = 1; b = 0; cin = 0; #10;
14     cin = 1; #10;
15     b = 1; cin = 0; #10;
16     cin = 1; #10;
17
18     end
19 endmodule
20
```

Part (e):

Structural SystemVerilog module for the full subtractor:

Project Summary | tb_full_subtractor_structural.sv | full_subtractor_structural.sv *

C:/Users/bsy/vivadows/lab2/lab2.srcs/sources_1/imports/Desktop/full_subtractor_structural.sv

```
1  module full_subtractor_structural(input logic a, b, bin, output logic d, bo);
2  logic xorResult, andResult, andResult2;
3
4  half_subtractor hs1(a, b, xorResult, andResult);
5  half_subtractor hs2( xorResult, bin, d, andResult2);
6
7  assign bo = andResult | andResult2;
8
9  endmodule
10
11 module half_subtractor(input logic a, b, output logic d, bo);
12
13 assign d = a ^ b;
14 assign bo = ~a & b;
15
16 endmodule
17
```

Testbench for Structural SystemVerilog module for the full subtractor:

Project Summary | tb_full_subtractor_structural.sv * | full_subtractor_structural.sv *

C:/Users/bsy/vivadows/lab2/lab2.srcs/sim_1/imports/Desktop/tb_full_subtractor_structural.sv

```
1  module tb_full_subtractor_structural;
2
3  logic a, b, bin;
4  logic d, bo;
5
6  full_subtractor_structural fss1(a, b, bin, d, bo);
7
8  initial begin
9      a = 0; b = 0; bin = 0; #10;
10     bin = 1; #10;
11     b = 1; bin = 0; #10;
12     bin = 1; #10;
13     a = 1; b = 0; bin = 0; #10;
14     bin = 1; #10;
15     b = 1; bin = 0; #10;
16     bin = 1; #10;
17
18     end
19 endmodule
20
```

Part (f):

Structural SystemVerilog module for the 2-bit adder:




```
module two_bit_adder(input logic a0, b0, a1, b1, cin0, output logic sum0, sum1, cout1);

    logic cin1;

    full_adder fa1(a0, b0, cin0,sum0, cin1);
    full_adder fa2(a1, b1, cin1, sum1,cout1);


endmodule
```

Testbench for Structural SystemVerilog module for the 2-bit adder:

```
module tb_two_bit_adder;

    two_bit_adder tba1(a0, b0, a1, b1, cin0,sum0, sum1, cout1);

    initial begin
    a0 = 0; b0 = 0; a1 = 0; b1 = 0; cin0 = 0; #10;
    a0 = 0; b0 = 0; a1 = 0; b1 = 0; cin0 = 1; #10;
    a0 = 0; b0 = 1; a1 = 0; b1 = 0; cin0 = 0; #10;
    a0 = 1; b0 = 0; a1 = 0; b1 = 0; cin0 = 0; #10;
    a0 = 0; b0 = 1; a1 = 0; b1 = 0; cin0 = 1; #10;
    a0 = 1; b0 = 0; a1 = 0; b1 = 0; cin0 = 1; #10;
    a0 = 1; b0 = 1; a1 = 0; b1 = 0; cin0 = 0; #10;
    a0 = 1; b0 = 1; a1 = 0; b1 = 0; cin0 = 1; #10;
    a0 = 0; b0 = 0; a1 = 0; b1 = 1; cin0 = 0; #10;
    a0 = 0; b0 = 0; a1 = 0; b1 = 1; cin0 = 1; #10;
    a0 = 0; b0 = 1; a1 = 0; b1 = 1; cin0 = 0; #10;
    a0 = 1; b0 = 0; a1 = 0; b1 = 1; cin0 = 0; #10;
    a0 = 0; b0 = 1; a1 = 0; b1 = 1; cin0 = 1; #10;
    a0 = 1; b0 = 0; a1 = 0; b1 = 1; cin0 = 1; #10;
    a0 = 1; b0 = 1; a1 = 0; b1 = 1; cin0 = 0; #10;
    a0 = 1; b0 = 1; a1 = 0; b1 = 1; cin0 = 1; #10;
    a0 = 0; b0 = 0; a1 = 1; b1 = 0; cin0 = 0; #10;
    a0 = 0; b0 = 0; a1 = 1; b1 = 0; cin0 = 1; #10;
    a0 = 0; b0 = 1; a1 = 1; b1 = 0; cin0 = 0; #10;
    a0 = 1; b0 = 0; a1 = 1; b1 = 0; cin0 = 0; #10;
    a0 = 0; b0 = 1; a1 = 1; b1 = 0; cin0 = 1; #10;
    a0 = 1; b0 = 0; a1 = 1; b1 = 0; cin0 = 1; #10;
    a0 = 1; b0 = 1; a1 = 1; b1 = 0; cin0 = 0; #10;
    a0 = 1; b0 = 1; a1 = 1; b1 = 0; cin0 = 1; #10;
    a0 = 0; b0 = 0; a1 = 1; b1 = 1; cin0 = 0; #10;
    a0 = 0; b0 = 0; a1 = 1; b1 = 1; cin0 = 1; #10;
    a0 = 0; b0 = 1; a1 = 1; b1 = 1; cin0 = 0; #10;
    a0 = 1; b0 = 0; a1 = 1; b1 = 1; cin0 = 0; #10;
    a0 = 0; b0 = 1; a1 = 1; b1 = 1; cin0 = 1; #10;
    a0 = 1; b0 = 0; a1 = 1; b1 = 0; cin0 = 1; #10;
    a0 = 1; b0 = 1; a1 = 1; b1 = 1; cin0 = 0; #10;
    a0 = 1; b0 = 1; a1 = 1; b1 = 1; cin0 = 1; #10;
    end
endmodule
```