# **Course Code:** CS223

Course Name: Digital Design Section: 4


# Lab 2

Name: Berk Saltuk Yılmaz ID: 21903419

**Date:** 16.10.2020

# Part (b):

## Circuit Schematic for 2-bit adder made from full adders:



# Part (c):

Behavioral SystemVerilog module for the full adder:

```
Project Summary × full_adder.sv ×
                                                                                            ? 🗆 🖸
C:/Users/bsy/vivadows/lab_2/lab_2.srcs/sources_1/imports/Desktop/full_adder.sv
Q 🕍 🛧 🥕 🐰 🖺 🛍 🗶 // 🖩 🗘
1 module full_adder(input logic a, b,
                   input logic cin,
                     output logic sum, cout);
      logic firstXor, firstAnd, secondAnd; //internal nodes
       assign firstXor = a ^ b;
7
       assign sum = firstXor ^ cin;
8
9
       assign firstAnd = firstXor & cin;
10
       assign secondAnd = a & b;
11
12
        assign cout = firstAnd | secondAnd;
13 endmodule
```

## Part (d):

### Structural SystemVerilog module for the full adder:

```
Project Summary × tb_full_adder_structural.sv × full_adder_structural.sv * ×
                                                                                                ? 🗆 🖸
C:/Users/bsy/vivadows/lab2/lab2.srcs/sources_1/imports/Desktop/full_adder_structural.sv
Q 💾 ← → 🐰 🗈 🗈 🗙 // 🖩 ♀
                                                                                                    ø
 1 module full_adder_structural (input logic a, b, cin, output logic sum, cout);
   logic xorResult, andResult, andResult2;
   half_adder hf1 ( a, b, xorResult, andResult);
   half_adder hf2( xorResult, cin, sum, andResult2);
    assign cout = andResult2 | andResult;
8 A endmodule
10 module half_adder (input logic a, b, output logic sum, cout);
11
12 | assign sum = a ^ b;
13 assign cout = a & b;
14
15 🖨 endmodule
```

### Testbench for structural SystemVerilog module for the full adder:

```
Project Summary × tb_full_adder_structural.sv × full_adder_structural.sv
                                                                                               ? 0 0
C:/Users/bsy/vivadows/lab2/lab2.srcs/sim_1/imports/Desktop/tb_full_adder_structural.sv
Q 🕍 🛧 🤛 🐰 🖺 🛍 🗶 // 🖩 🗘
                                                                                                   ø
1  module tb_full_adder_structural;
    logic a, b, cin;
4 logic sum, cout;
  full_adder_structural fas1(a, b, cin, sum, cout);
8 9 initial begin
9
       a = 0; b = 0; cin = 0; #10;
        cin = 1; #10;
10
      b = 1; cin = 0; #10;
11
12
       cin = 1; #10;
13
        a = 1; b = 0; cin = 0; #10;
        cin = 1; #10;
14
      b = 1; cin = 0; #10;
15
16
       cin = 1; #10;
17
18 🖨
19 endmodule
20 |
```

## Part (e):

#### Structural SystemVerilog module for the full subtractor:

```
Project Summary × tb_full_subtractor_structural.sv × full_subtractor_structural.sv * ×
                                                                                                ? & 以
C:/Users/bsy/vivadows/lab2/lab2.srcs/sources\_1/imports/Desktop/full\_subtractor\_structural.sv
Q 🕍 ← → 🐰 🖺 🛍 🗶 // 🖩 ♀
                                                                                                    O
1 module full_subtractor_structural(input logic a, b, bin, output logic d, bo);
2 | logic xorResult, andResult, andResult2;
   half_subtractor hs1(a, b, xorResult, andResult);
5 | half_subtractor hs2( xorResult, bin, d, andResult2);
7 assign bo = andResult | andResult2;
8
9 endmodule
10
11 module half_subtractor(input logic a, b, output logic d, bo);
12
13 | assign d = a ^ b;
14 | assign bo = ~a & b;
15
16 endmodule
17
```

### <u>Testbench for Structural SystemVerilog module for the full subtractor:</u>

```
Project Summary × tb_full_subtractor_structural.sv * × full_subtractor_structural.sv *
                                                                                               ? & 5
C:/Users/bsy/vivadows/lab2/lab2.srcs/sim_1/imports/Desktop/tb_full_subtractor_structural.sv
Q 🔛 🐟 🥕 🐰 🗈 🗈 🗙 // 🖩 🗘
                                                                                                  O
 1 module tb_full_subtractor_structural;
3
    logic a, b, bin;
    logic d, bo;
   full_subtractor_structural fss1(a, b, bin, d, bo);
7
8 pinitial begin
       a = 0; b = 0; bin = 0; #10;
9
       bin = 1; #10;
10
11
       b = 1; bin = 0; #10;
12
       bin = 1; #10;
13
        a = 1; b = 0; bin = 0; #10;
       bin = 1; #10;
14
15
       b = 1; bin = 0; #10;
16
       bin = 1; #10;
17
18 🖨
        end
19 endmodule
20
```

## Part (f):

#### Structural SystemVerilog module for the 2-bit adder:

```
Project Summary × two bit adder.sv × tb two bit adder.sv
                                                                                                    ? 0 0
C:/Users/bsy/vivadows/lab2/lab2.srcs/sources 1/imports/Lab02/two bit adder.sv
Q 🗎 🛧 🥕 🐰 🔳 🛍 🗙 // 🖩 🗘
                                                                                                         ø
                                                                                                         \wedge
 1 \( \exists \) module two bit adder(input logic a0, b0, a1, b1, cin0, output logic sum0, sum1, cout1);
3
         logic cin1;
4
        full_adder fa1(a0, b0, cin0, sum0, cin1);
         full_adder fa2(a1, b1, cin1, sum1, cout1);
8
9 andmodule
10
```

### <u>Testbench for Structural SystemVerilog module for the 2-bit adder:</u>

```
module tb_two_bit_adder;
3
         two_bit_adder tba1(a0, b0, a1, b1, cin0, sum0, sum1, cout1);
5
         initial begin
6
         a0 = 0; b0 = 0; a1 = 0; b1 = 0; cin0 = 0; #10;
7
         a0 = 0; b0 = 0; a1 = 0; b1 = 0; cin0 = 1; #10;
8
         a0 = 0; b0 = 1; a1 = 0; b1 = 0; cin0 = 0; #10;
9
         a0 = 1; b0 = 0; a1 = 0; b1 = 0; cin0 = 0; #10;
         a0 = 0; b0 = 1; a1 = 0; b1 = 0; cin0 = 1; #10;
11
         a0 = 1; b0 = 0; a1 = 0; b1 = 0; cin0 = 1; #10;
12
         a0 = 1; b0 = 1; a1 = 0; b1 = 0; cin0 = 0; #10;
         a0 = 1; b0 = 1; a1 = 0; b1 = 0; cin0 = 1; #10;
13
14
         a0 = 0; b0 = 0; a1 = 0; b1 = 1; cin0 = 0; #10;
15
         a0 = 0; b0 = 0; a1 = 0; b1 = 1; cin0 = 1; #10;
         a0 = 0; b0 = 1; a1 = 0; b1 = 1; cin0 = 0; #10;
16
         a0 = 1; b0 = 0; a1 = 0; b1 = 1; cin0 = 0; #10;
17
18
         a0 = 0; b0 = 1; a1 = 0; b1 = 1; cin0 = 1; #10;
         a0 = 1; b0 = 0; a1 = 0; b1 = 1; cin0 = 1; #10;
19
         a0 = 1; b0 = 1; a1 = 0; b1 = 1; cin0 = 0; #10;
21
         a0 = 1; b0 = 1; a1 = 0; b1 = 1; cin0 = 1; #10;
         a0 = 0; b0 = 0; a1 = 1; b1 = 0; cin0 = 0; #10;
22
23
         a0 = 0; b0 = 0; a1 = 1; b1 = 0; cin0 = 1; #10;
24
         a0 = 0; b0 = 1; a1 = 1; b1 = 0; cin0 = 0; #10;
2.5
         a0 = 1; b0 = 0; a1 = 1; b1 = 0; cin0 = 0; #10;
26
         a0 = 0; b0 = 1; a1 = 1; b1 = 0; cin0 = 1; #10;
27
         a0 = 1; b0 = 0; a1 = 1; b1 = 0; cin0 = 1; #10;
28
         a0 = 1; b0 = 1; a1 = 1; b1 = 0; cin0 = 0; #10;
29
         a0 = 1; b0 = 1; a1 = 1; b1 = 0; cin0 = 1; #10;
         a0 = 0; b0 = 0; a1 = 1; b1 = 1; cin0 = 0; #10;
31
         a0 = 0; b0 = 0; a1 = 1; b1 = 1; cin0 = 1; #10;
         a0 = 0; b0 = 1; a1 = 1; b1 = 1; cin0 = 0; #10;
         a0 = 1; b0 = 0; a1 = 1; b1 = 1; cin0 = 0; #10;
34
         a0 = 0; b0 = 1; a1 = 1; b1 = 1; cin0 = 1; #10;
35
         a0 = 1; b0 = 0; a1 = 1; b1 = 0; cin0 = 1; #10;
         a0 = 1; b0 = 1; a1 = 1; b1 = 1; cin0 = 0; #10;
36
         a0 = 1; b0 = 1; a1 = 1; b1 = 1; cin0 = 1; #10;
         end
     endmodule
```