Course Code: CS223

Course Name: Digital Design Section: 4

Lab 2

Name: Berk Saltuk Yılmaz ID: 21903419

Date: 16.10.2020

Part (b):

Behavioral SystemVerilog module for 2-to-4 decoder:

```
Project Summary × tb_two_to_four_decoder.sv × two_to_four_decoder.sv
                                                                                               ? 🗆 🖸
C:/Users/bsy/vivadows/lab3/lab3.srcs/sources_1/imports/Lab03 SystemVerilog Codes/two_to_four_decoder.sv
Q 🕍 ← → 🐰 🖺 🛍 🗶 // 🖩 ♀
                                                                                                  O
1 module two_to_four_decoder(input logic a, b,
                              output logic y0, y1, y2, y3);
3
4
       assign y0 = ~a & ~b;
       assign y1 = ~a & b;
5
       assign y2 = a & ~b;
7
       assign y3 = a & b;
9 endmodule
```

Testbench for behavioral SystemVerilog module for the full adder:

```
Project Summary × tb_two_to_four_decoder.sv × two_to_four_decoder.sv
                                                                                              ? 0 6
C:/Users/bsy/vivadows/lab3/lab3.srcs/sources\_1/imports/Lab03\ SystemVerilog\ Codes/tb\_two\_to\_four\_decoder.svc.
O
1 module tb_two_to_four_decoder;
3
   logic a. b:
   logic y0, y1, y2, y3;
   two_to_four_decoder ttfd1( a, b, y0, y1, y2, y3);
7
8 initial begin
9
     a = 0; b = 0; #10;
       a = 0; b = 1; #10;
a = 1; b = 0; #10;
10
11
12
        a = 1; b = 1; #10;
13 () end
14 endmodule
```


Part (c):

Behavioral SystemVerilog module for 4-to-1 multiplexer:

```
Project Summary × tb_two_to_four_decoder.sv × two_to_four_decoder.sv × four_to_one_mux.sv *
                                                                                                ? 🗆 🖸
C:/Users/bsy/vivadows/lab3/lab3.srcs/sources_1/imports/Lab03 SystemVerilog Codes/four_to_one_mux.sv
Q 💾 ← → 🐰 🖺 🛍 🗙 // 🎟 ♀
                                                                                                    •
 1 module four_to_one_mux( input logic x0, x1, x2, x3, c0, c1,
                            output logic y);
 4
       logic and0, and1, and2, and3;
        assign and0 = x0 & ~c0 & ~c1;
        assign and1 = x1 & ~c0 & c1;
        assign and2 = x2 & c0 & ~c1;
        assign and3 = x3 & c0 & c1;
10
11
        assign y = and0 | and1 | and2 | and3;
12 🖨 endmodule
13
14
```

Part (d):

Schematic for structural 8-to-1 MUX by using two 4-to-1 MUX modules, two AND gates, an INVERTER, and an OR gate:



Structural SystemVerilog module for 8-to-1 MUX by using two 4-to-1 MUX modules, two AND gates, an INVERTER, and an OR gate:


```
p_two_to_four_decoder.sv × four_to_one_mux.sv × eight_to_one_mux.sv × tb_eight_to_one_mux.sv × 4 → 🗏 ? 🗆 🖸
 C:/Users/bsy/vivadows/lab3/lab3.srcs/sources_1/imports/Lab03 SystemVerilog Codes/eight_to_one_mux.sv
 Q 📓 🛧 🥕 🐰 🖺 🛍 🗙 // 🖩 🗘
                                                                                                   o
 1 module eight_to_one_mux( input logic x0, x1, x2, x3,
                                         x4, x5, x6, x7,
 3
                                         c0, c1, c2,
 4
                             output logic y);
 5
       logic result1, result2;
 7
 8
        four to one mux ftom1(x0, x1, x2, x3, c0, c1, result1);
 9
        four_to_one_mux ftom2(x4, x5, x6, x7, c0, c1, result2);
10
11
        assign y = (result1 & c2) | (result2 & c2);
12
13 endmodule
14
```

Testbench for structural SystemVerilog module for 8-to-1 MUX:

```
two_to_four_decoder.sv × four_to_one_mux.sv × eight_to_one_mux.sv × tb_eight_to_one_mux.sv × 4 🕨 🗏 ? 🗆 🖸
 C:/Users/bsy/vivadows/lab3/lab3.srcs/sim_1/imports/Lab03 SystemVerilog Codes/tb_eight_to_one_mux.sv
 Q 🕍 ← → 🐰 🖺 🗈 🗙 // 🖩 ♀
                                                                                                     ø
 1 \( \text{module tb_eight_to_one_mux;} \)
 2 | logic x0, x1, x2, x3, x4, x5, x6, x7, c0, c1, c2, y;
   eight_to_one_mux etom1(x0, x1, x2, x3, x4, x5, x6, x7, c0, c1, c2, y);
 6 | integer i;
 7 pinitial begin
 8
 9 🖨
        for( i = 0; i < 2**11; i++) begin
10
            \{x0, x1, x2, x3, x4, x5, x6, x7, c0, c1, c2\} = i; $1;
11 🖨
12 @ end
13
14 @ endmodule
15
```

Part (e):

Schematic for $F(A,B,C,D)=\sum (0,1,3,4,7,8,10,11,15)$ function, using one 8-to-1 multiplexer and an inverter:



SystemVerilog module for $F(A,B,C,D)=\sum (0,1,3,4,7,8,10,11,15)$ function, using one 8-to-1 multiplexer and an inverter:

