Course Code: CS223

Course Name: Digital Design Section: 4


Lab 4

Name: Berk Saltuk Yılmaz ID: 21903419

Date: 27.11.2020

Part (a):

Transition Diagram:



State Encodings:

State	Euco	sing si	S2:0 So
So	0	9	0
Sı	0	0	7
Sz	0	T	0
S ₃	0	1	7
Su	1.	0	0
Ss	1	0	1
S ₆	1	1	0
57	1	4	7

Output	Eucoding	L1:0
Green	0	0
Yellow	0	7
Red	1	0

State Transition and Output Tables:


Current State	lup	outs	Next State
S	SA	SB	S'
So	0	×	SI
So	1	X	So
SL	×	×	S2
S2	×	×	S3
53	×	×	Sy
Su	×	0	Ss
Sy	×	7	Su
S ₅	×	X	S6
S ₆	×	×	S ₇
Sa	×	×	S.

Current State		luputs		Next	Next State			1 outputs				
S2	ST	So	SA	SB	S2'	Si'	S.1	LAS			180	_
0	0	0	0	×	0	00	0	0	0	1	0	
0	0	7	×	X	0	T	0	0	T	Ĺ	0	
0	0	0	×	×	0	1	7	T	0	7	0	
0	1	1	X	×	T	0	0	7	0	0	0	
_	0	0	0	×	T	0	_	7	0	0	0	
1	0	0	T	×	1	0	0	1	0	0	T	
T	0	T	X	X	1	7	,	1	0	1	0	
7	T	0	×	×	7	7	-	0	1	1	0	
1	1	7	X	×	10	0	0 1	9	_	_		

Boolean Equations:

$$\begin{aligned} & \text{LAL} = S_2 \cdot \overline{S_1} + S_2 \cdot \overline{S_0} + \overline{S_2} \cdot S_1 \\ & \text{LAO} = \overline{S_2} \cdot \overline{S_1} \cdot S_0 + S_2 \cdot S_1 \cdot S_0 \\ & \text{LBL} = S_2 \cdot S_1 + \overline{S_1} \cdot \overline{S_2} + \overline{S_2} \cdot \overline{S_0} \\ & \text{LBO} = \overline{S_2} \cdot S_1 \cdot S_0 + S_2 \cdot \overline{S_1} \cdot S_0 \\ & \text{So} = \overline{S_2} \cdot \overline{S_1} + S_2 \cdot \overline{S_0} + \overline{S_2} \cdot S_1 \cdot S_0 \\ & \text{So} = S_2 \cdot \overline{S_1} + S_2 \cdot \overline{S_0} + \overline{S_2} \cdot S_1 \cdot S_0 \\ & \text{So} = \overline{S_2} \cdot \overline{S_1} \cdot S_0 \cdot \overline{S_1} + S_1 \cdot S_0 + S_2 \cdot \overline{S_1} \cdot S_0 \cdot \overline{S_1} \\ & \text{So} = \overline{S_2} \cdot \overline{S_1} \cdot S_0 \cdot \overline{S_1} + S_1 \cdot S_0 + S_2 \cdot \overline{S_1} \cdot S_0 \cdot \overline{S_1} \end{aligned}$$

Schematic:



Part (b):

As n flip flops can represent 2^n states and this Finite State Machine consists of 8 states, I will need 3 flip flops to implement this problem.

Part (c):

With quick research, I found that 100 MHz = 1000000000 Hz. Thus, to have a $\frac{1}{3} \text{ Hz}$ frequency, the clock must be 3000000000 times slower. Clock counter must count to the 3000000000 before HIGH. I will need 29 bits to store this value as $\log_2 3000000000 \cong 28.1$

SystemVerilog for this slow clock:

Part (d):

SystemVerilog code for traffic light system:

```
module trafficLightSystem( input logic clk, reset, sA, sB,
                           output logic [1:0] 1A, [1:0] 1B);
    typedef enum logic [2:0] {s0, s1, s2, s3, s4, s5, s6, s7} statetype;
    statetype [2:0] state, nextstate;
    parameter green = 2'b00;
    parameter yellow = 2'b01;
    parameter red = 2'b10;
    always_ff @(posedge clk, posedge reset) // register
        if( reset )
           state <= s0;
        else
            state <= nextstate;
    always_comb // next state
    case ( state)
        s0:
            if (sA)
               nextstate = s0;
                nextstate = s1;
        s1: nextstate = s2;
        s2: nextstate = s3;
        s3: nextstate = s4;
        s4:
            if (sB)
                nextstate = s4;
            else
                nextstate = s5;
        s5: nextstate = s6;
        s6: nextstate = s7;
        s7: nextstate = s0;
        default: nextstate = s0;
    endcase
```

```
always comb // output
    case ( state)
       s0:
       begin
       lA = green;
       1B = red;
       end
       sl:
       begin
       lA = yellow;
       1B = red;
       end
       s2:
       begin
       lA = red;
       1B = red;
       end
       s3:
       begin
       lA = red;
       1B = yellow;
       end
       s4:
       begin
       lA = red;
       1B = green;
       end
       s5:
       begin
       lA = red;
       1B = yellow;
       end
       s6:
       begin
       lA = red;
       1B = red;
       end
       s7:
       begin
       1A = yellow;
       1B = red;
       end
    endcase
endmodule
```

Testbench for it:

```
module tb trafficLightSystem();
    logic clk, reset;
    logic sA, sB;
    logic [1:0] 1A, 1B;
    trafficLightSystem tls(clk, reset, sA, sB, lA, lB);
    initial
       begin
       reset <= 1; #10;
        reset <= 0;
        sA <= 1; sB <= 0; #10;
        sA \le 0; sB \le 0; \#20;
        sA \le 0; sB \le 1; \#40;
        sA <= 0; sB <= 0; #10;
        reset <= 1;
        end
    always // no sensitivity list, so it always executes
        clk <= 1; #5; clk <= 0; #5;
        end
endmodule
```

Part (e):

Combined SystemVerilog Code: