

# *Software Embarcado*

## 03 – Entrada Analógica

Francisco Sant'Anna

Sala 6020-B


`francisco@ime.uerj.br`

`http://github.com/fsantanna-uerj/SE`


# Entrada Analógica

- Comparador Analógico
  - Se  $AIN0 > AIN1$
- Conversor Analógico/Digital
  - Converte  $ADCn$  em Volts para  $[0,1024[$


# Pinagem do Atmega328p



# ATmega328p / Arduino UNO




# Comparador Analógico



- $V_{out} =$ 
  - HIGH, se  $V_{in0} > V_{in1}$
  - LOW, se  $V_{in0} \leq V_{in1}$

# Comparador Analógico



- $ACO =$ 
  - HIGH, se  $AIN0 > AIN1$
  - LOW, se  $AIN0 \leq AIN1$
  - $AIN0 = PIN6$ ,  $AIN1 = PIN7$
- Suporte a interrupções

# Comparador Analógico

**Name:** ACSR

**Offset:** 0x50

**Reset:** N/A

**Property:** When addressing as I/O Register: address offset is 0x30

| Bit    | 7   | 6    | 5   | 4   | 3    | 2    | 1     | 0     |
|--------|-----|------|-----|-----|------|------|-------|-------|
|        | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACIS0 |
| Access | R/W | R/W  | R   | R/W | R/W  | R/W  | R/W   | R/W   |
| Reset  | 0   | 0    | 0   | 0   | 0    | 0    | 0     | 0     |

## Bit 7 – ACD: Analog Comparator Disable

When this bit is written logic one, the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

## Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Comparator. When the bandgap reference is used as input to the Analog Comparator, it will take a certain time for the voltage to stabilize. If not stabilized, the first conversion may give a wrong value.

## Bit 5 – ACO: Analog Comparator Output

The output of the Analog Comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.

# Conversor Analógico Digital

- Resolução de 10 bits
- Até 260us de tempo de conversão
- 6 canais multiplexados
- Referência configurável (até  $V_{cc}$ )
- Conversão única ou contínua
- Suporte a interrupções




# Conversor Analógico Digital

$$\frac{\text{Resolution of the ADC}}{\text{System Voltage}} = \frac{\text{ADC Reading}}{\text{Analog Voltage Measured}}$$

$$\frac{1023}{5} = \frac{\text{ADC Reading}}{\text{Analog Voltage Measured}}$$

# Conversor de Aproximação Sucessiva



Fonte: <https://www.best-microcontroller-projects.com/arduino-adc.html>

# Conversor Analógico Digital

**Name:** ADMUX

**Offset:** 0x7C

**Reset:** 0x00

**Property:** -

| Bit    | 7     | 6     | 5     | 4 | 3    | 2    | 1    | 0    |
|--------|-------|-------|-------|---|------|------|------|------|
|        | REFS1 | REFS0 | ADLAR |   | MUX3 | MUX2 | MUX1 | MUX0 |
| Access | R/W   | R/W   | R/W   |   | R/W  | R/W  | R/W  | R/W  |
| Reset  | 0     | 0     | 0     |   | 0    | 0    | 0    | 0    |

## Bits 7:6 – REFSn: Reference Selection [n = 1:0]

These bits select the voltage reference for the ADC. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set). The internal voltage reference options may not be used if an external reference voltage is being applied to the AREF pin.

**Table 28-3. ADC Voltage Reference Selection**

| REFS[1:0] | Voltage Reference Selection   |
|-----------|---|
| 00        | AREF, Internal $V_{ref}$ turned off                                 |
| 01        | $AV_{CC}$ with external capacitor at AREF pin                       |
| 10        | Reserved  |
| 11        | Internal 1.1V Voltage Reference with external capacitor at AREF pin |

# Conversor Analógico Digital

**Table 28-4. Input Channel Selection**

| MUX[3:0] | Single Ended Input |
|----------|--------------------|
| 0000     | ADC0               |
| 0001     | ADC1               |
| 0010     | ADC2               |
| 0011     | ADC3               |
| 0100     | ADC4               |
| 0101     | ADC5               |

| MUX[3:0] | Single Ended Input |
|----------|--------------------|
| 0110     | ADC6               |
| 0111     | ADC7               |
| 1000     | Temperature sensor |
| 1001     | Reserved           |
| 1010     | Reserved           |
| 1011     | Reserved           |
| 1100     | Reserved           |
| 1101     | Reserved           |
| 1110     | 1.1V ( $V_{BG}$ )  |
| 1111     | 0V (GND)           |

# Conversor Analógico Digital

**Name:** ADCSRA

**Offset:** 0x7A

**Reset:** 0x00

**Property:** -

| Bit    | 7    | 6    | 5     | 4    | 3    | 2     | 1     | 0     |
|--------|------|------|-------|------|------|-------|-------|-------|
|        | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 |
| Access | R/W  | R/W  | R/W   | R/W  | R/W  | R/W   | R/W   | R/W   |
| Reset  | 0    | 0    | 0     | 0    | 0    | 0     | 0     | 0     |

## Bit 7 – ADEN: ADC Enable

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

## Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

# Conversor Analógico Digital

**Name:** ADCL  
**Offset:** 0x78  
**Reset:** 0x00  
**Property:** ADLAR = 0

| Bit    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|--------|------|------|------|------|------|------|------|------|
|        | ADC7 | ADC6 | ADC5 | ADC4 | ADC3 | ADC2 | ADC1 | ADC0 |
| Access | R    | R    | R    | R    | R    | R    | R    | R    |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

**Bits 7:0 – ADCn: ADC Conversion Result [n = 7:0]**

These bits represent the result from the conversion. Refer to [ADC Conversion Result](#) for details.

**Name:** ADCH  
**Offset:** 0x79  
**Reset:** 0x00  
**Property:** ADLAR = 0

| Bit    | 7 | 6 | 5 | 4 | 3 | 2 | 1    | 0    |
|--------|---|---|---|---|---|---|------|------|
|        |   |   |   |   |   |   | ADC9 | ADC8 |
| Access |   |   |   |   |   |   | R    | R    |
| Reset  |   |   |   |   |   |   | 0    | 0    |

adc-02

- **Ver** analogRead
- Tarefa 2 – comparador ou conversor analógico