

Software Embarcado

04 – Timers

Francisco Sant'Anna

Sala 6020-B

`francisco@ime.uerj.br`


`http://github.com/fsantanna-uerj/SE`

Temporizador / Timer


- É um *contador* em essência
- Um registrador (R/W) com um clock conectado
 - Cada transição incrementa/decrementa o contador
- Pode ter vários tamanhos (8 bits, 16 bits)
- Pode ter ações associadas a certos valores
 - Compare match, overflow/underflow
 - Interrupções

Pinagem do Atmega

OCxn, ICP1, Tn, TOSCn



ATmega328p / Arduino UNO



Usos

- Contar o tempo (match / overflow)
- Input Capture
- PWM Output

Tempo

- 8 bits, 16 MHz
 - 16us overflow
- Prescaler
 - 1 - 1024
- Rising/Falling edge

Arduino / ATmega328p

- Timer0
 - 8 bits // millis()-micros()-delay(), PWM 5-6
- Timer1
 - 16 bits, capture // servo(), PWM 9-10
- Timer2
 - 8 bits, assíncrono // tone(), PWM 3-11

Modos de Operação

- Normal
- CTC (*Clear Timer on Compare*)
- PWM (*Pulse-Width Modulation*)

Modos de Operação

19.7.1. Normal Mode

The simplest mode of operation is the Normal mode ($WGM1[2:0] = 0x0$). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value ($TOP=0xFF$) and then restarts from the bottom ($0x00$). In Normal mode operation, the Timer/Counter Overflow Flag ($TOV1$) will be set in the same clock cycle in which the $TCNT1$ becomes zero. In this case, the $TOV1$ Flag behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the $TOV1$ Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.

19.7.2. Clear Timer on Compare Match (CTC) Mode

In Clear Timer on Compare or CTC mode ($WGM0[2:0]=0x2$), the $OCR0A$ Register is used to manipulate the counter resolution: the counter is cleared to ZERO when the counter value ($TCNT0$) matches the $OCR0A$. The $OCR0A$ defines the top value for the counter, hence also its resolution. This mode allows greater control of the compare match output frequency. It also simplifies the counting of external events.

For generating a waveform output in CTC mode, the $OC0A$ output can be set to toggle its logical level on each compare match by writing the two least significant Compare Output mode bits in the Timer/Counter Control Register A Control to toggle mode ($TCCR0A.COM0A[1:0]=0x1$). The $OC0A$ value will only be visible on the port pin unless the data direction for the pin is set to output. The waveform generated will

Modos de Operação

20.9. Input Capture Unit

The Timer/Counter1 incorporates an Input Capture unit that can capture external events and give them a time-stamp indicating time of occurrence. The external signal indicating an event, or multiple events, can be applied via the ICP1 pin or alternatively, via the analog-comparator unit. The time-stamps can then be used to calculate frequency, duty-cycle, and other features of the signal applied. Alternatively the time-stamps can be used for creating a log of the events.

When a change of the logic level (an event) occurs on the Input Capture pin (ICP1), or alternatively on the Analog Comparator output (ACO), and this change confirms to the setting of the edge detector, a capture will be triggered: the 16-bit value of the counter (TCNT1) is written to the Input Capture Register (ICR1). The Input Capture Flag (ICF) is set at the same system clock cycle as the TCNT1 value is copied into the ICR1 Register. If enabled (TIMSK1.ICIE=1), the Input Capture Flag generates an Input Capture interrupt. The ICF1 Flag is automatically cleared when the interrupt is executed. Alternatively the ICF Flag can be cleared by software by writing '1' to its I/O bit location.

Name: TCCR0A

Offset: 0x44

Reset: 0x00

Property: When addressing as I/O Register: address offset is 0x24

Bit	7	6	5	4	3	2	1	0
	COM0A1	COM0A0	COM0B1	COM0B0			WGM01	WGM00
Access	R/W	R/W	R/W	R/W			R/W	R/W
Reset	0	0	0	0			0	0

Table 19-3. Compare Output Mode, non-PWM

COM0A1	COM0A0	Description
0	0	Normal port operation, OC0A disconnected.
0	1	Toggle OC0A on Compare Match.
1	0	Clear OC0A on Compare Match.
1	1	Set OC0A on Compare Match .

Table 19-9. Waveform Generation Mode Bit Description

Mode	WGM02	WGM01	WGM00	Timer/Counter Mode of Operation	TOP	Update of OCR0x at	TOV Flag Set on ⁽¹⁾⁽²⁾
0	0	0	0	Normal	0xFF	Immediate	MAX
1	0	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM
2	0	1	0	CTC	OCRA	Immediate	MAX
3	0	1	1	Fast PWM	0xFF	BOTTOM	MAX
4	1	0	0	Reserved	-	-	-
5	1	0	1	PWM, Phase Correct	OCRA	TOP	BOTTOM
6	1	1	0	Reserved	-	-	-
7	1	1	1	Fast PWM	OCRA	BOTTOM	TOP

Note:

1. MAX = 0xFF
2. BOTTOM = 0x00

Registadores

Name: TCCR0B

Offset: 0x45

Reset: 0x00

Property: When addressing as I/O Register: address offset is 0x25

Bit	7	6	5	4	3	2	1	0
	FOC0A	FOC0B			WGM02	CS0[2:0]		
Access	R/W	R/W			R/W	R/W	R/W	R/W
Reset	0	0			0	0	0	0

Table 19-10. Clock Select Bit Description

CA02	CA01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk _{I/O} /1 (No prescaling)
0	1	0	clk _{I/O} /8 (From prescaler)
0	1	1	clk _{I/O} /64 (From prescaler)
1	0	0	clk _{I/O} /256 (From prescaler)
1	0	1	clk _{I/O} /1024 (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.

Registadores

Name: TCNT0

Offset: 0x46

Reset: 0x00

Property: When addressing as I/O Register: address offset is 0x26

Bit	7	6	5	4	3	2	1	0
	TCNT0[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – TCNT0[7:0]: TC0 Counter Value

The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter. Writing to the TCNT0 Register blocks (removes) the Compare Match on the following timer clock. Modifying the counter (TCNT0) while the counter is running, introduces a risk of missing a Compare Match between TCNT0 and the OCR0x Registers.

Name: OCR0A

Offset: 0x47

Reset: 0x00

Property: When addressing as I/O Register: address offset is 0x27

Bit	7	6	5	4	3	2	1	0
	OCR0A[7:0]							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 7:0 – OCR0A[7:0]: Output Compare 0 A

The Output Compare Register A contains an 8-bit value that is continuously compared with the counter value (TCNT0). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC0A pin.

Registadores

Name: TIFR0

Offset: 0x35

Reset: 0x00

Property: When addressing as I/O Register: address offset is 0x15

Bit	7	6	5	4	3	2	1	0
						OCFB	OCFA	TOV
Access						R/W	R/W	R/W
Reset						0	0	0

Bit 2 – OCFB: Timer/Counter0, Output Compare B Match Flag

The OCF0B bit is set when a Compare Match occurs between the Timer/Counter and the data in OCR0B – Output Compare Register0 B. OCF0B is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF0B is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE0B (Timer/Counter Compare B Match Interrupt Enable), and OCF0B are set, the Timer/Counter Compare Match Interrupt is executed.

Bit 1 – OCFA: Timer/Counter0, Output Compare A Match Flag


The OCF0A bit is set when a Compare Match occurs between the Timer/Counter0 and the data in OCR0A – Output Compare Register0. OCF0A is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, OCF0A is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE0A (Timer/Counter0 Compare Match Interrupt Enable), and OCF0A are set, the Timer/Counter0 Compare Match Interrupt is executed.

Bit 0 – TOV: Timer/Counter0, Overflow Flag

The bit TOV0 is set when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the corresponding interrupt handling vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set, the Timer/Counter0 Overflow interrupt is executed.

Figure 19-1. 8-bit Timer/Counter Block Diagram

The diagram illustrates the internal architecture of an 8-bit Timer/Counter. A vertical **DATA BUS** on the left provides bidirectional communication with the **TCNTn** register, **OCRnA**, **OCRnB**, **TCCRnA**, and **TCCRnB** registers. **Control Logic** at the top manages the **Count**, **Clear**, and **Direction** signals. It also receives **TOP** and **BOTTOM** signals from comparators and provides a **clk_{Tn}** clock signal to the **Timer/Counter** and a **TOVn (Int. Req.)** overflow interrupt signal. The **Timer/Counter** block contains the **TCNTn** register. **OCRnA** and **OCRnB** registers are compared with **TCNTn** using equality (**=**) and zero (**= 0**) comparators. **OCRnA** also has a **Fixed TOP Value** input. The **Waveform Generation** blocks produce **OCnA (Int. Req.)** and **OCnB (Int. Req.)** signals, which are then sent to the **OCnA** and **OCnB** output pins. A **Clock Select** block chooses between the **Edge Detector** (receiving **Tn**) and the **(From Prescaler)** input to provide the **clk_{Tn}** clock.



Tarefa 4

- Usar os modos na tarefa 2:
 - Normal
 - CTC
 - ~~PWM~~
 - Input Capture