### Memory & Programmable Logic

Logic and Digital System Design - CS 303 Erkay Savaş Sabancı University

### Memory Unit

#### · A device

- to which binary information is transferred for storage and
- from which information is available when needed for processing
- · When data processing takes place
  - information from the memory is transferred to selected register in the processing unit
  - Intermediate and final results obtained in the processing unit are transferred back to the memory for storage

### Memory Unit

- Used to communicate with an input/output device
  - binary information received from an input device is stored in memory
  - information transferred to an output device is taken from memory
- A collection of cells capable of storing a large quantity of binary information
- Two types
  - RAM (random-access memory)
  - ROM (read-only memory)

#### Classification

#### · RAM

- We can read stored information (read operation)
- Accepts new information for storage (write operation)
- Perform both read and write operation

#### · ROM

- only performs read operation
- existing information cannot be modified
- "Programming" the device
  - specifying the binary information and storing it within the programmable device
- a.k.a. programmable logic device

# Programmable Logic Devices

#### PLD

- ROM is one example
- Programmable Logic Array (PLA)
- Programmable Array Logic (PAL)
- Field Programmable Gate Array (FPGA)

#### PLD is


- an integrated circuit (IC) with internal logic gates
- Interconnection between the gates can be programmed through fuses
- At the beginning they are all intact
- By programming we remove some of them, while keeping the others

### Random Access Memory (RAM)

- · RAM
- The reason for the name
  - The time it takes to transfer information to or from any desired random location is always the same.
- Word
  - groups of bits in which a memory unit stores information
  - At one time, memory move in and out of the storage a word of information
  - 8 bit byte
  - 16 bit
  - 32 bit
  - Capacity is usually given in number of bytes

#### Memory Unit


#### Block diagram



#### Specification

- A memory unit is specified by
  - 1. the number of words it contains
  - 2. number of bits in each word
- · Each word (or location for a word) in memory is assigned an identification number
  - address
  - 0 to  $2^{k}-1$
- · Selection
  - selection process to read and write a word is done by applying k-bit address to the address lines
  - A decoder accepts the address and selects the specified word in the memory

#### Memory Map and Address Selection



### Write and Read Operations

- Write
  - transfer in
- Read
  - transfer out
- Steps for write operation
  - 1. Apply the binary address of the desired word to the address lines
  - 2. Apply the data word that is be stored in memory to the (data) input lines
  - 3. Activate the "write" input

### Read Operation

#### Steps

- 1. Apply the binary address of the desired word to the address lines
- 2. Activate the "read" input
- The desired word will appear on the (data) output lines
- reading does no affect the content of the word


## Control Inputs to Memory Chip

- Commercial memory components usually provide a "memory enable" (or "chip select") control input
- memory enable is used to activate a particular memory chip in a multi-chip implementation of a large memory

Memory Enable	Read/Write	Memory Operation
0	X	None
1	0	write
1	1	read

#### Timing


- Memory does not have to use an internal clock
  - It only reacts to the control inputs, e.g., "read" and "write"
  - operation of a memory unit is controlled by an external device (e.g. CPU) that has its own clock
- · Access time
  - the time required to select a word and read it
- Cycle time
  - the time required to complete a write operation



13


## Write Cycle

CPU clock: 2 GHz



## Read Cycle

· CPU clock: 2 GHz



The desired word appears at output, 1.25 ns after memory enable is activated 303

# Types of Memory 1/2

#### · RAM


- access time is always the same no matter where the desired data is actually located
- · Sequential-access memory
  - Access time is variable
  - e.g., magnetic disks, tapes
- · RAM
  - SRAM (static RAM)
    - · latches, stores information as long as power is on
  - DRAM (dynamic RAM)
    - · information is stored as charge on a capacitor
  - refreshing is necessary due to discharge

# Types of Memory 2/2


- Volatile memory
  - When the power is turned off, the stored information is lost
  - RAM (SRAM or DRAM)
- Nonvolatile memory
  - retains the stored information after removal of power
  - magnetic disks
    - data is represented as the direction of magnetization
  - ROM
    - programs needed to start a computer are kept in ROM

### Memory Cell


 Equivalent logic of a memory cell for storing one bit of information



#### $4 \times 4 RAM$





#### $4 \times 4 RAM$



#### Commercial RAMS

- Physical construction
  - Capacity of thousands of words
  - each word may range from 1 to 64 bits
- · Example:
  - We have memory chips of 1024×4
  - Logical construction: 1024×8 data input






## Coincident Decoding

- A memory with  $2^k$  words requires a  $k \times 2^k$  decoder
- k × 2<sup>k</sup> decoder requires 2<sup>k</sup> AND gates with k inputs per gate
- There are ways to reduce the total number of gates and number of inputs per gate
- · Two dimensional selection scheme
  - Arrange the memory words in an array that is as close as possible to square
  - Use two k/2-input decoders instead of one k-input decoder.
  - · One decoder performs the row selection

    10/26/202 The other does the column selection

# Example: Coincident Decoding




#### DRAMS

- SRAM memory is expensive
  - One cell typically contains four to six transistors
  - Usually used for on-chip <u>cache memories</u> and embedded systems (cameras, smart phones, etc.)
- DRAM is much less expensive
  - One MOS transistor and a capacitor
  - Four times the density of SRAM in a given chip area
  - cost per bit storage is three to four times less than SRAM
  - low power requirement
  - Perfect technology for large memories such as <u>main</u> <u>memory</u>
  - -Most DRAMs have short word sizes

#### DRAMs and Address Multiplexing

- In order to reduce number of pins on a memory chip,
   the same pins are used for both row and column addresses
- Example: 1 GB DRAM



#### DRAMs and Address Multiplexing CAS' RAS' clock CAS' -0 15-bit column register 15 x 32768 decoder RAS' read/ 32768 x 32768 15-bit 15 x 15-bit write 32768 row memory address register decoder array **CS 303** 27 10/26/2021 data in data out

## Read-Only Memory

#### · ROM

- memory device in which permanent binary information is stored
- Binary information must be specified by the designer
- It then is embed the unit to form the required interconnection basern
- nonvolatile
- Block diagram




- no data inputs
- enable inputs
- · three-state outputs

Programming input

CS 303

28

## Example: ROM



### Example: ROM

- Number of connections
  - $32 \times 8$  ROM has  $32 \times 8 = 256$  internal connections
- In general
  - $2^k \times n$  ROM will have a  $k \times 2^k$  decoder and n OR gates
  - Each OR gate has 2k inputs
  - inputs of every OR gate are initially connected to each output of the decoder
- These intersections are programmable
  - they are initially closed (connected to the input of OR gate)
  - A fuse is used to connect two wires
  - During programming, some of these fuses are blown by applying high voltage.


### Programming ROM

- · Internal storage specified by a table
- Example: 32 × 8 ROM

Inputs					Outputs							
$I_4$	$I_3$	$I_2$	$I_1$	Io	<b>A</b> <sub>7</sub>	$A_6$	<b>A</b> <sub>5</sub>	<b>A</b> <sub>4</sub>	<b>A</b> <sub>3</sub>	A <sub>2</sub>	$A_1$	$A_0$
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	1	1	0	1	1	0	0	1	0
•••		•••		• • •	<b>10 b.</b>	<b>.</b> • •	•••			•••	•••	• • •
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1

10/26/2021 CS 303

### Programming ROM



32


10/26/2021

#### Combinational Circuit Design with ROM

- · Formerly,
  - we have shown that a  $k \times 2^k$  decoder generates  $2^k$  minterms of k input variables
- · Furthermore,
  - by inserting OR gates to sum these minterms, we were able to realize any desired combinational circuit.
- A ROM is essentially a device that includes both the decoder and the OR gates within a single device.
  - first interpretation: a memory unit that stores words

#### Combinational Circuit Design with ROM

- · ROM (cont.)
  - <u>Second interpretation</u>: a programmable device that can realize any combinational circuit




#### Combinational Circuit Design with ROM

Example: Truth table

j	Input	5			Out	puts		
A <sub>2</sub>	$A_1$	$A_0$	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	1	0
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	1	1
1	1	1	1	1	0	0	0	1


# Example: Design with ROM

#### 8 x 6 ROM would suffice



I	nput	S	Outputs					
$A_2$	$A_1$	$A_0$	<b>B</b> <sub>5</sub>	B <sub>4</sub>	$B_3$	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	1	0
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	1	1
1	1	1	1	1	0	0	0	1

## Example: Design with ROM



: ::::::::::::::::::::::::::::::::::::	Inputs			Outputs -					
A <sub>2</sub>	$A_1$	<b>A</b> <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	$B_3$	B <sub>2</sub>	$B_1$	Bo	
0	0	0	0	0	0	0	0	0	
0	0	1	0	0	0	0	1	1	
0	1	0	0	0	0	1	0	0	
0	1	1	0	0	1	0	1	0	
1	0	0	0	1	0	0	0	0	
1	0	1	0	1	1	0	0	1	
1	1	0	1	0	0	1	1	1	
1	1	1	1	1	0	0	0	1	

## Types of ROM 1/2

- · Programming can be done in different ways
  - Mask programming:
    - customer provides the truth table
    - · manufacturer generates the mask for the truth table
    - can be costly, since generating a custom mask is charged to the customer.
    - economical only if a large quantity of the same ROM configuration is to be ordered.
  - Field Programmable
    - Programmable ROM (PROM):
    - Customer can program the ROM by blowing fuses by applying high voltage through a special pin

38


• Special instrument called <u>PROM programmer</u> is 10/26/meeded.

## Types of ROM 2/2

- Programming ROM and PROMs is irreversible.
- Erasable PROM (EPROM)
  - can be programmed repeatedly.
  - EPROM is placed under a special ultra-violet light for a given period of time
  - At the end, the former program is erased
  - After erasure, EPROM becomes ready for another programming
- Electronically erasable PROM (EEPROM or E<sup>2</sup>PROM)

## Programmable Logic Devices


- EPROM is an example of combinational programmable logic device (PLD)
- Configuration of EPROM




10/26/2021 CS 303

#### Other PLDs

#### Two other types




#### Programmable Logic Array (PLA)



Programmable Array Logic (PAL)


## Programmable Logic Array (PLA)



- Similar to PROM
- However, PLA does not generate all the minterms
- Decoder is replaced by an array of AND gates
  - can be programmed to generate any product term of input variables
- The product terms are then connected to OR gates
  - that provide the sum of products

### PLA: Example

PLA: 3 inputs, 5 product terms and 4 outputs



## PLA Programming Table

$$F_1 = (A + B'C')'$$

$$F_3 = B'C' + AB$$

$$F_2 = AC' + AB$$

$$F_4 = B'C + A$$

				Outputs			
	1	npu <sup>-</sup>	ts	C	7		
Product Term	A	В	C	F <sub>1</sub>	F <sub>2</sub>	F <sub>3</sub>	F <sub>4</sub>
1	1	_	_	1			
2		0	0	1			
3	1	-	0	<del>-</del>			
4							
5							


http://tams-www.informatik.uni-hamburg.de/applets/hades/webdemos/42-programmable/10-pla/pla.html CS 303

### Size of PLA

- Specified by
  - number of inputs, number of product terms, number of outputs
- A typical IC PLA (F100)
  - 16 inputs, 48 product terms, and 8 outputs
- n input, k product terms, m output PLA has
  - k AND gates, m OR gates, m XOR gates
  - $2n \times k$  connections between input and the AND array
  - $k \times m$  connections between the AND and OR arrays
  - 2m connections associated with XOR gates
  - $(2n \times k + k \times m + 2m)$  connections to program

### PLA: Example

PLA: 3 inputs, 5 product terms and 4 outputs



## Programming PLA

#### Optimization

- number of literals in a product term is not important
- When implementing more than one function, functions must be optimized together in order to share more product terms
  - multiple output optimization (espresso)
- both the true and complement of each function should be simplified to see which one requires fewer number of product terms

http://diamond.gem.valpo.edu/~dhart/ece110/espresso/tutorial.html

# Example: Programming PLA

#### Two functions

$$- F_1(A, B, C) = \Sigma(0, 1, 2, 4)$$

$$- F_2(A, B, C) = \Sigma(0, 5, 6, 7)$$

BC				
A	00	01	11	10
0	1	1	0	1
1	1	0	0	0

$$F_1 = A'B' + A'C' + B'C'$$

$$F_1 = (AB + AC + BC)'$$

BC				
A	00	01	11	10
0	1	0	0	0
1	0	1	1	1

$$F_2 = AB + AC + A'B'C'$$

$$F_2 = (A'C + A'B + AB'C')'$$

# Example: Programming PLA

PLA programming table


$$F_1 = (AB + AC + BC)'$$

$$F_2 = AB + AC + A'B'C'$$

					Out	puts
			Inputs			
	Product Term	A	В	С	F <sub>1</sub>	F <sub>2</sub>
AB	1	1	1	<u>-</u>		
AC	2	1		1		
BC	3		1	1		
A'B'C'	4	0	0	0		


10/26/2021 CS 303 49

## Programmable Array Logic (PAL)



Programmable Array Logic (PAL)

- Easier to program than PLA
- But, not as flexible
- A typical PAL
  - 8 inputs, 8 outputs, 8-wide AND-OR array



## Design with PAL

- Each Boolean function must be simplified to fit into each section.
- Product terms cannot be shared among OR gates
  - Each function can be simplified by itself without regard to common product terms
- The number of product terms in each section is fixed
  - If the number of product terms is too many, we may have to use two sections to implement the function.

## Example: Design with PAL

Four functions

- $A(x, y, z, t) = \Sigma (2, 12, 13)$
- B(x, y, z, t) =  $\Sigma$  (7, 8, 9, 10, 11, 12, 13, 14, 15)
- $C(x, y, z, t) = \Sigma (0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$
- $D(x, y, z, t) = \Sigma (1, 2, 8, 12, 13)$
- First step is to simplify four functions separately
  - -A = xyz' + x'y'zt'
  - -B=x+yzt
  - C = x'y + zt + y't'
  - D = xyz' + x'y'zt' + xy't' + x'y'z't 10/26/2021 CS 303

# Example: A = xyz' + x'y'zt'B = x + yztDesign with C = x'y + zt + y't'D = xyz' + x'y'zt' + xy't' + x'y'z't = A + xy't' + x'y'z't10 **CS** 303 54


# Example: Design with PAL

-D = A + xy't' + x'y'z't

Product	AND Inputs			nputs		
Term	×	У	Z	†	F <sub>1</sub>	Outputs
1	1	1	0	<u>-</u>	<u>-</u>	$A = F_1 = xyz' +$
2	0	0	1	0		x'y'zt'
3	-	-		-	<u>-</u>	
4	1					B = F <sub>2</sub> = x
5	-	1	1	1		+ yzt
6	1			<del>-</del>		
7	0	1		<u>-</u>		C = F <sub>3</sub> = x'y
8			1	1		+ <b>z</b> †
9		0	_	0	-	+ y't'
10						D = F <sub>4</sub> = F <sub>1</sub>
11						+ ×y'†'
<b>1</b> 2/26/20	21				CS	+ <b>x'y'z'</b> †

## Example: Design with PAL

AND gates inputs



### PAL: BCD to 7-Segment P14H8: 14 inputs,

# -Display Decoder

•  $(ABCD)_{10} \rightarrow (abcdefg)$ 

$$- a = A + BD + C + B'D'$$

$$- b = A + C'D' + CD + B'$$

$$-c = A + B + C'$$

$$- d = B'D' + CD' + BC'D + B'C$$


$$- e = B'D' + CD'$$

$$- f = A + C'D' + BD' + BC'$$

$$- q = A + CD' + BC' + B'C$$

- we need 4 inputs, 7 outputs,
   4 product terms per output
- P16H8: 10 inputs, 8 outputs, 7 product terms per output

P14H8: 14 inputs, 8 outputs (2 have four product terms, 6 have 2 product terms)



## 7-Segment-Display Decoder

- Different way to optimize
  - multiple output optimization → espresso supports this

$$- a = BC'D + CD + B'D' + A + BCD'$$

$$- b = B'D + C'D' + CD + B'D'$$

$$-c = B'D + BC'D + C'D' + CD + BCD'$$

$$- d = B'C + BC'D + B'D' + BCD'$$

$$- q = BC' + B'C + A + BCD'$$

- 9 product terms in total (previous one has 14)
- PLA can also be used
  - F100: 16 inputs, 48 product terms, and 8 outputs  $\frac{10}{26}$

$$- \alpha = A + BD + C + B'D'$$

$$- b = A + C'D' + CD + B'$$

$$- c = A + B + C'$$

$$- d = B'D' + CD' + BC'D + B'C$$


$$- f = A + C'D' + BD' + BC'$$

$$- g = A + CD' + BC' + B'C$$

## Sequential PLDs

- So far, we have seen PLD that can realize only combinational circuits
- However, digital systems are designed using both combinational circuits (gates) and flipflops.
  - With PLDs, we need to use external flip-flops to realize sequential circuit functions.
- Different types
  - Sequential (or simple) programmable logic device (SPLD)
  - 2. Complex programmable logic device (CPLD)
  - 3. Field programmable gate array (FPGA)


#### SPLD



Sequential Programmable Logic Device (SPLD)


- Additional programmable connections are available to include flip-flop outputs in the product terms formed with AND array.
- Flip-flops may be of D or JK type
- Example: AMD 22V10
  - 24 pin device, 10 output logic macrocells
  - The number of product term allocated to an output varied from 8 to 16

### AMD 22V10




### SPLD Macrocell

- SPLD is usually PAL + D flip-flops
- · Each section in SPLD is called macrocell.
- · A macrocell
  - sum-of-products combinational logic + optional flip-flop
  - 8-10 macrocells in one IC package



### Additional SPLD Functionalities

- Additional SPLD Functionalities
  - Bypass circuitry for the output (bypassing) flip-flop
  - selection of clock edge polarity
  - XOR gate for selection of true or complement of output




## Example: serial adder

Output equation:


- 
$$S = x \oplus y \oplus Q = x'y'Q + x'yQ' + xyQ + xy'Q'$$

Flip-flop input equation:




## Example: Serial Adder with SPLD

$$Q(t+1) = xy + xQ + yQ$$




## Example: Serial Adder with SPLD




## Generic Array Logic (GAL)

- · Similar to SPLD with PAL
  - PAL uses fuses while GAL uses electrically erasable CMOS (E2CMOS) cell at each intersection



## Complex Programmable Logic Device




Example: Altera MAX 7000-series CPLD with 2500 gates

10/26/2021 CS 303

#### FPGA


- Field Programmable Gate Array
  - FPGA is a VLSI circuit
  - <u>Field programmable</u> means user can program it in his own location
  - <u>Gate array</u> consists of a pattern of gates fabricated in an area of silicon
    - pattern of gates are repeated many (thousand)
       times
  - one thousand to millions of gates are fabricated within a single IC chip

### Basics of FPGA



70

### Basics of FPGA




10/26/2021

### Basics of FPGA

- A typical FPGA consists of an array of hundreds or thousands of configurable logic blocks (CLB)
  - CLBs are connected to each other via programmable interconnection structure
  - CLBs are surrounded by I/O blocks for basic communication with outside world.
- CLBs consist of look-up tables, multiplexers, gates, and flip flops
- look-up table
  - is a truth table stored in an SRAM
  - provides the combinational circuit functions for the logic block.

### Xilinx FPGA - CLB (Partial View)



### Inside CLB

#### Lookup Table


- $16 \times 2$  ROM (implemented as SRAM)
- Implements two four-variable Boolean functions
- Can also be configured as memory (RAM)

#### Multiplexers

- 2k input multiplexers
- controlled by k SRAM cells


#### · Flip-flop

- provides operation as a sequential system
- can be configured as a latch as well.




### Lookup Tables (LUT)

· Combinational circuits are implemented using LUT




$G_4(A)$	$G_3(B)$	$G_2(C)$	$G_1(D)$	<i>G</i> (y)
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
CS 303	1	1	0	0
1	1	1	1	0



- · Using three function generators F, G, and H
  - A single CLB can implement any Boolean function of five variables
    - General form of Boolean function of five variables:  $H = F(x, y, z, t) \cdot w' + G(x, y, z, t) \cdot w$
  - Some functions of up to nine variables
  - Nine logic inputs:  $F_1$ ,  $F_2$ ,  $F_3$ ,  $F_4$ ,  $G_1$ ,  $G_2$ ,  $G_3$ ,  $G_4$ , and  $H_1$ .






- · LUTs can be configured as memory block
  - One 16x2 memory module
  - One 32x1 memory module
  - Dual-ported 16x1 memory module
  - Synchronous-edge-triggered and asynchronousmemory interfaces are supported

# LUT as Memory

16x2 configuration

16x1 dual-ported configuration




One write

79

# LUT as Memory

#### 16x2 configuration

#### 16x1 dual-ported configuration




Two reads at the same time


80

### LUT as Memory

#### 32x1 configuration




### Distributed RAM



10/26/2021

### Spartan Dual-Port RAM




### A Simple Memory on FPGA

```
module simple memory(clk, reset, dat in, wr_adr, wr_en, dat_out,
   rd adr);
input clk, reset;
input [15:0] dat in;
input [7:0] wr adr;
input wr en;
output [15:0] dat out;
input [7:0] rd adr;
// synthesis attribute ram style of my memory is block
reg [15:0] my memory [0:255];
reg [15:0] dat out;
always @ (posedge clk)
begin
    if (wr en)
       my memory[wr adr] <= dat in;</pre>
    dat out <= my memory[rd adr];</pre>
end 10/26/2021
                                  CS 303
                                                                    84
```


endmodule

### Switch Matrix

- · Different levels of interconnections
  - <u>Direct interconnects</u> between CLBs. Short wires to connect adjacent CLBs in both directions.
  - Switch matrix




- PSM: Programmable
   Switch Matrix
- PSM can be configured to connect a horizontal wire to a vertical one.
- One wire can be connected to multiple wires
- This way output of a CLB can be routed through multiple PSMs to the input of another CLB.



# Types of Lines

- · Single-length: connects adjacent PSMs
- Double-length: connects every other PSM
- Quad-length: traverse four CLBs before passing through a PSM.
- · Long: runs entire chip.
  - Using tri-state buffers within the CLBs, long lines can be configured as buses.
- Local connections use direct interconnect or single length lines in order to avoid to many switching points
- Global Nets: Low skew signal paths used to distribute high fan-out signals such as <u>clock</u> and <u>reset</u> signals.

# Double Length Lines




10/26/2021

CS 303


88

### Example Interconnects




Direct interconnects between adjacent CLBs General-purpose interconnects

### 4-bit Adder with CLBs 1/2




10/26/2021

### 4-bit Adder with CLBs 2/2



# Spartan II Architecture



### Xilinx Spartan II Characteristics

- Density: up to 200,000 system gates
  - Up to 5292 logic cells
  - Each cell contains a LUT
- Operating voltage: 2.5 V
- · Operating frequency: 200 MHz
- On-chip block memory
  - not made up of look-up tables
  - Does not reduce the amount of logic
  - Improve performance by reducing the need to access off-chip storage.
- 0.22/0.18-μm CMOS technology
  - $\frac{1}{10/2}$  Six layers of metal for interconnect

### Xilinx Spartan II Characteristics

#### Reliable clock distribution

- Clock synchronization through delay-locked loops (DLLs)
- DLLs eliminate clock distribution delay
- DLLs provide frequency multipliers, frequency dividers
- · Different architecture
  - Four quadrants
  - Each quadrant is associated with 4096-bit block RAM
  - There are FPGAs with up to 14 blocks of block RAM (56K bits total block memory)

#### Logic Cell · COL YBG4D S O Lookup YO Carry I3 Table G3and CKControl G2EC<sub>R</sub> Logic G1F5INBYSR -D S O F4- XQ Carry Lookup and CKI3 Table Control EC<sub>R</sub> Logic F2 -F1BXCINCS 303

#### Slice

- A logic cell contains


   a four-input lookup
   table, logic for carry

   and control and a
   b type flip-flop
- Each slice contains contains two cells
- Each CLB contains
   two slices.


# Carry Logic

- Lookup tables can be used to generate the sum bits.
- Each slice can be programmed to implement both carry and sum for two bits.
- The carry lines between cells are hardwired (not programmed) to provide for fast propagation of carries
- The carry logic can be programmed to implement subtracter, incrementer/decrementers, 2's complementers, and counters

### A Slice as Two-Bit Full Adder



### Connections for 4-bit Adder



- If we want to detect a possible overflow, we add the 4th Slice.
- The 3<sup>rd</sup> Slice outputs C<sub>3</sub> instead of  $C_4$  (How?)
- · In the 4th Slice, C4 can be re-computed using the carry logic.
- · Overflow is computed using the G function generator in the 4th Slice
- Overflow:  $V = C_3 \oplus C_4$
- · 4-bit adders can easily be expanded 8 or 16-bit adders
- · Adder modules are available in Xilinx library 98


10/26/2021

CS 303


### Core Generators

- Many vendors typically supply implementation of common building blocks that are optimized to the structure of their hardware components.
  - Xilinx, in fact, has a core generator utility that can create common building blocks from parameterized descriptions provided by the user
  - Adders, subtractors, multipliers, memories, etc. are such building blocks
- · FPGA as a sea of LUTs and flip-flops
  - A gate-level design can be placed on the array by mapping combinational components to LUTs, sequential to flip-flops


### Adder/Subtracter with Core Generator



### Divider with Core Generator




### Multiplier with Core Generator



### Xilinx Virtex FPGAs

- Leading edge of Xilinx technology
  - 65 nm technology
  - 1 V operating voltage
  - Up to 330,000 logic cells
  - Over 200,000 internal flip-flops
  - 10 Mb of block RAM
  - Hardwired units: multipliers, DSP units, microprocessors (powerPC)
  - 550-MHz clock technology

### Xilinx Virtex FPGAs




DCM: Clock Manager

### Design with Programmable Devices

- · Requires CAD tools
- Entry tools: entering a design
  - schematic entry package
  - FSM (finite state machine)
  - Hardware description languages (HDL)
    - VHDL, Verilog, ABEL,
- Synthesis tools
  - allocate
  - map
  - configure
  - connect logic blocks

# FPGA Design Flow 1/4



# FPGA Design Flow 2/4

#### Model development:

- VHDL code
- State-machines may be described in a graphical manner and translated into VHDL code.
- Traditional schematic capture can be translated into VHDL source.

#### · Behavioral Simulation

- Before synthesis; for testing functional correctness

#### Synthesis

- The design is synthesized to a library of primitive components such as gates, flip-flops, and latches

#### Functional Simulation

- To find out preliminary performance estimates
- For example, timing information can be obtained from known properties of FPGA components
- Still not too accurate

# FPGA Design Flow 3/4

#### Place and Route:

- The design is mapped to the primitives in the target chip
- In FPGA, there are function generators (LUTs), flip-flops, and latches
- Each primitive must be assigned to a specific CLB (<u>Placement</u>)
- Connections between CLBs that implement the primitives must be established (<u>routing</u>)
- Accurate timing can be obtained in <u>Verification step</u> (<u>Post-placement and routing simulation</u>)
- The configuration bits are generated.

# FPGA Design Flow 4/4

#### Programming:

- The configuration data (bit stream) is finally loaded into the target FPGA chip.

 These steps are fairly generic although the terminology used here is adopted from Xilinx.

# Xilinx Tools: Design Flow

