CS/EE 147 GPU Architecture and Parallel Programming

Sample Midterm

1.	[10 points] For the following basic reduction kernel code fragment, if the block size is 2048 and
	warp size is 32, how many warps in a block will have divergence during the iteration where
	stride is equal to 1? Stride equal to 32? Stride equal to 128?

2. [20 points] In a parallel Reduction implementation, each thread loads two input elements from global memory to shared memory. The input elements are stored in:

```
__shared__ float partialSum[2*blockDim.x];
For simplicity, you do not need to do boundary condition checking. Answer the following.
(hint: start with the thread indexing first.)
```

Complete the code for a thread to naïvely load two input elements in an uncoalesced manner:

```
unsigned int start = 2*blockIdx.x*blockDim.x;
unsigned int t = _____
partialSum[t] = input[start + _____]
partialSum[t+1] = input[start + _____]
```

Complete the code for a thread to load two input elements in a coalesced manner:

```
unsigned int start = 2*blockldx.x*blockDim.x;
unsigned int t = _____
partialSum[t] = input[start + _____]
partialSum[blockDim.x+t] = input[start + _____]
```

3. [10 points] You need to write a kernel that operates on an image of size 400x900. You would like to allocate one thread to each pixel. You would like the thread blocks to be square and to use

Name							
------	--	--	--	--	--	--	--

the maximum number of threads per block possible on the device (assume 1536 thread limit and 8 thread block limit).

- a. [4 points] What would you select as the grid and block dimensions?
- b. [6 points] Assuming next that we use blocks of size 16x16, how many warps would experience thread divergence?
- 4. [20 points] For the below Vector Add kernel answer the following questions. Assume a vector size of n, block size of 256 threads and (n-1)/256+1 thread blocks.

- a. [4 points] Does the kernel produce the desired results?
- [6 points] How many additions are performed in this VecAdd compared to the VecAdd you implemented for assignment 1? (Do NOT count i++ in the loop statement as an addition.)
- c. [6 points] How many total *loads* to memory are performed in this VecAdd compared to the VecAdd you implemented in assignment 1?

d. [4 points] Would this parallel VecAdd kernel run faster, or a serial implementation of Vector Add?

Name						
5.	progra	nts] For the following, explain how it could harm performance and possible ways the m can be modified to reduce this effect. Please be specific. [10 points] The application needs to access global memory to get one value for every operation. How this harms performance:				
		Technique/change that could reduce this effect:				
	b.	[10 points] Control divergence: (aka Warp divergence) How this harms performance:				
		Technique/change that could reduce this effect:				

Na	me					
1.	DMA (Direct Memory Access) hardware transfers data between		7.	Which of th	ne following is false?	
				a.	Events in CUDA streams are	
		virtual addresses			processed in FIFO order	
	b.	, - -		b.	The OS can accidentally swap	
	C.	,			out a page that is being	
	d.	F 7			transferred by DMA	
	e.	imaginary addresses		C.	Kernel launches are CUDA events	
2.	cudaMallo	c allocates memory in:		d.	Copies are CUDA events	
				e.	All CUDA API calls are CUDA	
	a.	host memory			events	
	b.	pinned memory				
	C.	device memory	Foi	r the follow	ring questions answer whether	
	d.	shared memory		s (a) true o		
	e.	persistent memory		()	,	
3.	cudaHostAlloc allocates memory in:		8.	8. Virtual memory addresses are translated to physical memory addresses using page		
	a.	shared memory		tables. T		
		pinned memory				
		device memory	9.	All warps in	n a thread block must execute	
		global memory		-	nstruction simultaneously. F	
	e.				·	
			10.	Warps can times. T	finish executing at different	
4.	•	DA application has a single	4.4	La de CDU	and the state of t	
	stream, car execute a l	n you concurrently copy data and kernel?	11.		, a scheduler exists to pick warps rexecution. T	
			12	DTV is an in	ntermediate representation for	
		Yes	12.	GPU code.	-	
	b. No			Gro code. 1		
5.	Each CUDA	stream is a of operations	13.	GPUs can b	poot an Operating System. F	
	a.	Event	14.	Which of th	ne following is true?	
	b.	Command				
	C.	Неар		a.	Instructions in a warp are	
	d.	Queue			processed out-of-order	
	e.	Stack		b.	Warps consist of multiple thread blocks	

c. All warps in an SM share the

d. All threads in a warp share the same program counter

counters to access instruction

same program counter

e. GPUs do not use program

- 6. Commands (aka Events) in CUDA streams can be processed out-of-order.
 - a. True
 - b. False