## CS/EE 147 GPU Architecture and Parallel Programming

Sample Midterm

Name
------

1. [10 points] For the following basic reduction kernel code fragment, if the block size is 2048 and warp size is 32, how many warps in a block will have divergence during the iteration where stride is equal to 1? Stride equal to 32? Stride equal to 128?

2. [20 points] In a parallel Reduction implementation, each thread loads two input elements from global memory to shared memory. The input elements are stored in:

```
__shared__ float partialSum[2*blockDim.x];
For simplicity, you do not need to do boundary condition checking. Answer the following. (hint: start with the thread indexing first.)
```

Complete the code for a thread to naïvely load two input elements in an uncoalesced manner:

```
unsigned int start = 2*blockIdx.x*blockDim.x;
unsigned int t = 2*threadIdx.x
partialSum[t] = input[start + t]
partialSum[t+1] = input[start + t + 1]
```

Complete the code for a thread to load two input elements in a coalesced manner:

```
unsigned int start = 2*blockIdx.x*blockDim.x;
unsigned int t = threadIdx.x
partialSum[t] = input[start + t]
partialSum[blockDim.x+t] = input[start + blockDim.x + t]
```

3. [10 points] You need to write a kernel that operates on an image of size 400x900. You would like to allocate one thread to each pixel. You would like the thread blocks to be square and to use

Name	
------	--

the maximum number of threads per block possible on the device (assume 1536 thread limit and 8 thread block limit).

a. [4 points] What would you select as the grid and block dimensions?

16x16 would give me 6 blocks of 256 threads each, maximizing the number of threads in the SM

b. [6 points] Assuming next that we use blocks of size 16x16, how many warps would experience thread divergence?

The right-most block overhangs. Each warp (32-threads) spans 2 rows (2x16). Therefore, there is 200 warps with divergence.

4. [20 points] For the below Vector Add kernel answer the following questions. Assume a vector size of n, block size of 256 threads and (n-1)/256+1 thread blocks.

```
__global__ void VecAdd(int n,const float *A,const float *B,float* C) {
    for (unsigned int i = 0; i<n; i++){
        C[i] = A[i] + B[i];
    }
}</pre>
```

a. [4 points] Does the kernel produce the desired results?

Yes

[6 points] How many additions are performed in this VecAdd compared to the VecAdd you implemented for assignment 1? (Do NOT count i++ in the loop statement as an addition.)

```
Let nBlocks = ((n-1)/256+1)
This VecAdd: 256*nBlocks*n additions
Lab 1 VecAdd: n additions
```

c. [6 points] How many total *loads* to memory are performed in this VecAdd compared to the VecAdd you implemented in assignment 1?

```
Let nBlocks = ((n-1)/256+1)
This VecAdd: 2 * 256 * nBlocks * n loads
Lab 1 VecAdd: 2 * n loads
```

d. [4 points] Would this parallel VecAdd kernel run faster, or a serial implementation of Vector Add?

Most likely the serial implementation would be faster as both code will run in log(n) time, but GPU has overhead of memory allocation/data transfer.

- 5. [20 points] For the following, explain how it could harm performance and possible ways the program can be modified to reduce this effect. Please be specific.
  - a. [10 points] The application needs to access global memory to get one value for every operation.

How this harms performance:

Memory access is slow. Can cause stalls in computation and bottleneck the memory.

Technique/change that could reduce this effect:

Using shared memory to cache data and maximize reuse.

b. [10 points] Control divergence: (aka Warp divergence) How this harms performance:

When threads in a warp execute different code paths (for example, if-else statements), all threads must execute the same instruction (all threads in a warp shares the same program counter). Therefore, threads that do not need to execute certain instructions will be idle, causing under-utilization of the hardware.

Technique/change that could reduce this effect:

You can change thread indexing, like in reduction, to minimize divergence.

Na	me	
1.	DMA (Direct Memory Access) hardware transfers data between	7. Which of the following is false?
	transfers data setween	a. Events in CUDA streams are
	a virtual addresses	
	a. virtual addresses	processed in FIFO order
	b. memory mapped addresses	b. The OS can accidentally swap
	c. mythical addresses	out a page that is being
	d. physical addresses	transferred by DMA
	e. imaginary addresses	<ul> <li>Kernel launches are CUDA events</li> </ul>
2.	cudaMalloc allocates memory in:	d. Copies are CUDA events
	•	e. All CUDA API calls are CUDA
	a. host memory	events
	b. pinned memory	
	c. device memory	For the following questions answer whether
	d. shared memory	<u> </u>
	e. persistent memory	it is (a) true or (b) false.
	c. persistent memory	
3.	cudaHostAlloc allocates memory in:	8. Virtual memory addresses are translated to physical memory addresses using page
	a. shared memory	tables. T
	b. pinned memory	
	c. device memory	9. All warps in a thread block must execute
	d. global memory	the same instruction simultaneously. F
	e. persistent memory	,
	,	<ol> <li>Warps can finish executing at different times. T</li> </ol>
4.	If your CUDA application has a single	
	stream, can you concurrently copy data and	11. In the GPU, a scheduler exists to pick warps
	execute a kernel?	to issue for execution. T
	a. Yes	12. PTX is an intermediate representation for
	b. No	GPU code. T
	5. 110	
5.	Each CUDA stream is a of operations	13. GPUs can boot an Operating System. F
	a. Event	14. Which of the following is true?
	b. Command	5
	с. Неар	a. Instructions in a warp are
	d Oueue	processed out-of-order

e. Stack

a. True

b. False

6. Commands (aka Events) in CUDA streams

can be processed out-of-order.

b. Warps consist of multiple

c. All warps in an SM share the

d. All threads in a warp share the same program counter

counters to access instruction

same program counter

e. GPUs do not use program

thread blocks