

## ECE 423 Lab 1 Reset Fix

In the provided prefab Qsys design, we used the input of the reset pushbutton to reset the system. However, there was a synchronization problem that caused instability when resetting the system. To fix this, you need to do these changes to your Qsys System:

- 1- Add **Reset Controller** component (*reset\_controller\_0*) to your design with the following parameters:

**Merlin Reset Controller**  
altera\_reset\_controller

**Parameters**

Number of inputs: 1

Output Reset Synchronous Edges: both

Synchronizer depth: 2

**Reset request**

☐ Reset request logic enable

**Reset request Input**

☐ Enable reset\_req for reset\_inputs

- 2- Disconnect (*clk\_reset*) output of clock (*clk\_125*) from all the reset connections in the system.
- 3- Connect (*clk\_reset*) output of the clock (*clk\_125*) to (*reset\_in0*) input of (*reset\_controller\_0*).
- 4- Connect (*reset\_out*) output of (*reset\_controller\_0*) to all the resets in the system except (*global\_reset*) of (*lpddr2*).
- 5- Export (*global\_reset*) of (*lpddr2*) as (*lpddr2\_global\_reset*).
- 6- A screenshot of the system after the modifications is provided in the next page.
- 7- In the top level file of the system (*ECE423\_C5G.v*), add the following connection to (*lpddr2\_global\_reset*) in (*ECE423\_QSYS u0*) component:

```

ECE423_QSYS u0 (
  .clk_125_clk      (CLOCK_125_p),
  .clk_50_clk      (CLOCK_50_B7A),
  .reset_reset_n   (CPU_RESET_n),

  .lpddr2_mem_ca    (DDR2LP_CA),
  .lpddr2_mem_ck    (DDR2LP_CK_p),
  .lpddr2_mem_ck_n  (DDR2LP_CK_n),
  .lpddr2_mem_cke   (DDR2LP_CKE),
  .lpddr2_mem_cs_n  (DDR2LP_CS_n),
  .lpddr2_mem_dm    (DDR2LP_DM),
  .lpddr2_mem_dq    (DDR2LP_DQ),
  .lpddr2_mem_dqs   (DDR2LP_DQS_p),
  .lpddr2_mem_dqs_n (DDR2LP_DQS_n),
  .lpddr2_oct_rzqin (DDR2LP_OCT_RZQ),

  .lpddr2_pll_ref_clk_clk (CLOCK_50_B5B),
  .lpddr2_status_local_init_done (lpddr2_local_init_done),
  .lpddr2_status_local_cal_success (lpddr2_local_cal_success),
  .lpddr2_status_local_cal_fail (lpddr2_local_cal_fail),
  .lpddr2_global_reset_reset_n (1'b1),

```

Use	Connections	Name	Description	Export	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		<div><div><div>clk_125</div><div>clk_in</div><div>clk_in_reset</div><div>clk</div><div>clk_reset</div></div><div>reset_controller_0</div><div>reset_in0</div><div>clk</div><div>reset_out</div></div>	<div><div><div>Clock Source</div><div>Clock Input</div><div>Reset Input</div><div>Clock Output</div><div>Reset Output</div></div><div>Merlin Reset Controller</div><div>Reset Input</div><div>Clock Input</div><div>Reset Output</div></div>	<div><div>clk_125</div><div>reset</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>exported</div><div>clk_125</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>reset_controller_0</div><div>reset_in0</div><div>clk</div><div>reset_out</div></div></div>	<div><div><div>Reset Input</div><div>Clock Input</div><div>Reset Output</div></div><div>Merlin Reset Controller</div><div>Reset Input</div><div>Clock Input</div><div>Reset Output</div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>clk_50</div><div>in_clk</div><div>out_clk</div></div><div>cpu</div><div>clk</div><div>reset</div><div>data_master</div><div>instruction_master</div><div>irq</div><div>debug_reset_request</div><div>debug_mem_slave</div><div>custom_instruction_m...</div></div>	<div><div><div>Clock Bridge</div><div>Clock Input</div><div>Clock Output</div></div><div>Nios II Processor</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Master</div><div>Avalon Memory Mapped Master</div><div>Interrupt Receiver</div><div>Reset Output</div><div>Avalon Memory Mapped Slave</div><div>Custom Instruction Master</div></div>	<div><div><div>clk_50</div><div>in_clk</div><div>out_clk</div></div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>exported</div><div>clk_50_out_clk</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>sysid</div><div>clk</div><div>reset</div><div>control_slave</div></div></div>	<div><div><div>System ID Peripheral</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_0800</div><div>0x2010_0fff</div></div>	<div><div>IRQ 0</div><div>IRQ 31</div></div>	
<input checked="" type="checkbox"/>		<div><div><div>timer_1</div><div>clk</div><div>reset</div><div>s1</div><div>irq</div></div></div>	<div><div><div>Interval Timer</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Interrupt Sender</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_1400</div><div>0x2010_143f</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>timer_0</div><div>clk</div><div>reset</div><div>s1</div><div>irq</div></div></div>	<div><div><div>Interval Timer</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Interrupt Sender</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_14a0</div><div>0x2010_14bf</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>jtag_uart</div><div>clk</div><div>reset</div><div>avalon_jtag_slave</div><div>irq</div></div></div>	<div><div><div>JTAG UART</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Interrupt Sender</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_1508</div><div>0x2010_150f</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>lpddr2</div><div>pll_ref_clk</div><div>global_reset</div></div></div>	<div><div><div>LPDDR2 SDRAM Controller with UniPHY</div><div>Clock Input</div><div>Reset Input</div></div></div>	<div><div>lpddr2_pll_ref_clk</div><div>lpddr2_global_reset</div></div>	<div><div>exported</div><div>lpddr2_afc_clk</div><div>lpddr2_afc_h...</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>key</div><div>clk</div><div>reset</div><div>s1</div><div>external_connection</div><div>irq</div></div></div>	<div><div><div>PIO (Parallel I/O)</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Conduit</div><div>Interrupt Sender</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_14f0</div><div>0x2010_14ff</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>sram</div><div>clk</div><div>reset</div><div>uas</div><div>tcm</div></div></div>	<div><div><div>Generic Tri-State Controller</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Tristate Conduit Master</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2008_0000</div><div>0x200f_ffff</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>sram_sharer</div><div>clk</div><div>reset</div><div>tcm</div><div>tcs0</div></div></div>	<div><div><div>Tri-State Conduit Pin Sharer</div><div>Clock Input</div><div>Reset Input</div><div>Tristate Conduit Master</div><div>Tristate Conduit Slave</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div><div>[clk]</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>sram_bridge</div><div>clk</div><div>reset</div><div>tcs</div><div>out</div></div></div>	<div><div><div>Tri-State Conduit Bridge</div><div>Clock Input</div><div>Reset Input</div><div>Tristate Conduit Slave</div><div>Conduit</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>ledr</div><div>clk</div><div>reset</div><div>s1</div><div>external_connection</div></div></div>	<div><div><div>PIO (Parallel I/O)</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Conduit</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_1460</div><div>0x2010_147f</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>ledg</div><div>clk</div><div>reset</div><div>s1</div><div>external_connection</div></div></div>	<div><div><div>PIO (Parallel I/O)</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Conduit</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_1480</div><div>0x2010_149f</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>video_pll</div><div>refclk</div><div>reset</div><div>outclk0</div></div></div>	<div><div><div>Altera PLL</div><div>Clock Input</div><div>Reset Input</div><div>Clock Output</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_50_out...</div><div>video_pll_ou...</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>video_clk</div><div>in_clk</div><div>out_clk</div></div></div>	<div><div><div>Clock Bridge</div><div>Clock Input</div><div>Clock Output</div></div></div>	<div><div>Double-click to export</div></div>	<div><div>video_pll_...</div><div>video_clk_o...</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>video_dma</div><div>mm_read</div><div>dock</div><div>reset_n</div><div>csr</div><div>descriptor_slave</div><div>csr_irq</div><div>st_source</div></div></div>	<div><div><div>Modular Scatter-Gather DMA</div><div>Avalon Memory Mapped Master</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Avalon Memory Mapped Slave</div><div>Interrupt Sender</div><div>Avalon Streaming Source</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>[dock]</div><div>clk_125</div><div>[dock]</div><div>[dock]</div><div>[dock]</div><div>[dock]</div><div>[dock]</div></div>	<div><div>0x2010_1440</div><div>0x2010_14e0</div></div>	<div><div>0x2010_145f</div><div>0x2010_14ef</div></div>	
<input checked="" type="checkbox"/>		<div><div><div>video_fifo</div><div>clk_in</div><div>reset_in</div><div>clk_out</div><div>reset_out</div><div>in</div><div>out</div></div></div>	<div><div><div>Avalon FIFO Memory</div><div>Clock Input</div><div>Reset Input</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Streaming Sink</div><div>Avalon Streaming Source</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk_in]</div><div>video_pll_...</div><div>[clk_out]</div><div>[clk_in]</div><div>[clk_out]</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>Pixel_Conv</div><div>clk</div><div>clk_reset</div><div>in</div><div>out</div></div></div>	<div><div><div>Pixel Converter</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Streaming Sink</div><div>Avalon Streaming Source</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>video_pll_...</div><div>[clk]</div><div>[clk]</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>video</div><div>clk</div><div>clk_reset</div><div>in</div><div>sync</div></div></div>	<div><div><div>Video Sync Generator</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Streaming Sink</div><div>Conduit</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>video_pll_...</div><div>[clk]</div><div>[clk]</div></div>			
<input checked="" type="checkbox"/>		<div><div><div>i2c_scl</div><div>clk</div><div>reset</div><div>s1</div><div>external_connection</div></div></div>	<div><div><div>PIO (Parallel I/O)</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Conduit</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_14d0</div><div>0x2010_14df</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>i2c_sda</div><div>clk</div><div>reset</div><div>s1</div><div>external_connection</div></div></div>	<div><div><div>PIO (Parallel I/O)</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Conduit</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_125</div><div>[clk]</div><div>[clk]</div></div>	<div><div>0x2010_14c0</div><div>0x2010_14cf</div></div>		
<input checked="" type="checkbox"/>		<div><div><div>sd_cont</div><div>dock</div><div>reset</div><div>slave</div><div>master</div><div>sd</div><div>sd_clk</div></div></div>	<div><div><div>SD Controller</div><div>Clock Input</div><div>Reset Input</div><div>Avalon Memory Mapped Slave</div><div>Avalon Memory Mapped Master</div><div>Conduit</div><div>Clock Input</div></div></div>	<div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div><div>Double-click to export</div></div>	<div><div>clk_50_out...</div><div>[dock]</div><div>[dock]</div><div>[dock]</div></div>	<div><div>0x2010_1000</div><div>0x2010_13ff</div></div>		