
ECE 423 Lab 1 Reset Fix

In the provided prefab Qsys design, we used the input of the reset pushbutton to reset the system. However, there was a synchronization problem that caused instability when resetting the system. To fix this, you need to do these changes to your Qsys System:

1- Add **Reset Controller** component (*reset_controller_0*) to your design with the following parameters:



- 2- Disconnect (clk_reset) output of clock (clk_125) from all the reset connections in the system.
- 3- Connect (clk reset) output of the clock (clk 125) to (reset in0) input of (reset controller 0).
- 4- Connect (reset_out) output of (reset_controller_0) to all the resets in the system except (global_reset) of (lpddr2).
- 5- Export (global reset) of (lpddr2) as (lpddr2 global reset).
- 6- A screenshot of the system after the modifications is provided in the next page.
- 7- In the top level file of the system (*ECE423_C5G.v*), add the following connection to (*Ipddr2_global_reset*) in (ECE423_QSYS u0) component:

```
ECE423_QSYS u0 (
    .clk_125_clk
.clk_50_clk
                                                                                                                   (CLOCK_125_p),
(CLOCK_50_B7A),
     .reset_reset_n
                                                                                                                    (CPU_RESET_n),
      1pddr2_mem_ca
1pddr2_mem_ck
1pddr2_mem_ck_n
                                                                                                                    (DDR2LP_CA),
(DDR2LP_CK_p),
(DDR2LP_CK_n),
    .1pddr2_mem_cke
.1pddr2_mem_cs_n
                                                                                                                    (DDR2LP_CKE)
                                                                                                                    (DDR2LP_CS_n)
      1pddr2_mem_dm
1pddr2_mem_dq
                                                                                                                    (DDR2LP_DM)
(DDR2LP_DQ)
    .lpddr2_mem_dqs
.lpddr2_mem_dqs_n
.lpddr2_oct_rzqin
                                                                                                                   (DDR2LP_DQS_p),
(DDR2LP_DQS_n),
(DDR2LP_OCT_RZQ),
   .lpddr2_pll_ref_clk
.lpddr2_status_local_init_done
.lpddr2_status_local_cal_success
.lpddr2_status_local_cal_fail
.lpddr2_global_reset_reset_n
                                                                                                                   (CLOCK_50_B5B),
(lpddr2_local_init_done),
(lpddr2_local_cal_success),
(lpddr2_local_cal_fail),
```

