

Separate bus for connecting to CPU

cache word  $\rightarrow$  CPU

memory line  $\rightarrow$  cache

Memors partitioned in  $M$  blocks, each containing  $K$  words

A cache contains  $C$  lines (blocks)  $\rightarrow C \ll M$

several words transmitted at a time

each line has tag to identify the block it refers to, and valid bit

hit ratio  $H = C/M$