BaseJump Standard Template Library (STL) Repository
This library is a comprehensive hardware library for SystemVerilog that seeks to contain all of the commonly used HW primitives.
See this paper http://cseweb.ucsd.edu/~mbtaylor/papers/Taylor_DAC_BaseJump_STL_2018.pdf which describes the design and usage.
This is for asynchronous building blocks, like the bsg_async_fifo, synchronizers, and credit counters.
Small, miscellaneous building blocks, like counters, reset timers, gray to binary coders, etc.
Bsg front side bus modules; also murn interfacing code.
Source synchronous communication interface. (Also used as FPGA bridge).
For standalone modules involved in data plumbing. E.g. two-element fifos, fifo-to-fifo transfer engines, sbox units, compare_and_swap, and array pack/unpack.
Data, clock, and reset generator for test benches.
Mirrors the other directories, with tests.
Mirrors other directories, contains replacement files for specific process technologies.