DARPA CRAFT Preliminary Packaging Guidelines for TSMC 16FFC Process

April 14, 2017

This preliminary guidelines is for CRAFT users who wish to use the standard MOSIS Flip Chip Ball Grid Array (FCBGA) packaging. We are still fine tuning some of packaging requirements for future CRAFT MPW runs. So, some of information may be changed in the next revision.

(1) Packaging for 2.5 mm x 2.5 mm die size

Our packaging plan for 2.5 mm x 2.5 mm die size is to use the same package we had developed for CRAFT MPW1 run in 2016.

Below is the bonding diagram:

- 2.5 mm x 2.5 mm die area (pre-shrink size, 2500.8 microns x 2500.8 microns)
- 13 x 13 Flip Chip Ball Grid Array (FCBGA) with 170 µm bump pitch (post-shrink size)
- Netlist is shown in die/bump face up view
- Bump composition Sn1.8Ag
- FCBGA Package body size 15 X 15
- Solder ball pitch 1 mm
- Solder ball size 0.6 mm
- No bumps are allowed in four corners (A13, A1, N13, N1) and L7 (shown in black box)


	13	12	11	10	9	8	7	6	5	4	3	2	1
Α		SIGNAL1	SIGNAL2	SIGNAL3	SIGNAL4	SIGNAL5	SIGNAL6	SIGNAL7	SIGNAL8	SIGNAL9	SIGNAL10	SIGNAL11	
В	SIGNAL12	SIGNAL13	SIGNAL14	SIGNAL15	SIGNAL16	SIGNAL17	SIGNAL18	SIGNAL19	SIGNAL20	SIGNAL21	SIGNAL22	SIGNAL23	SIGNAL24
С	SIGNAL25	SIGNAL26	GND	VDD1	GND	VDD2	GND	VDD3	GND	VDD4	GND	SIGNAL27	SIGNAL28
D	SIGNAL29	SIGNAL30	VDD5	VDD6	VDD7	VDD8	GND	VDD9	VDD10	VDD11	VDD12	SIGNAL31	SIGNAL32
E	SIGNAL33	SIGNAL34	GND	VDD13	GND	VDD14	GND	VDD15	GND	VDD16	GND	SIGNAL35	SIGNAL36
F	SIGNAL37	SIGNAL38	VDD17	VDD18	VDD19	GND	VDD20	GND	VDD21	VDD22	VDD23	SIGNAL39	SIGNAL40
G	SIGNAL41	SIGNAL42	GND	GND	GND	VDD24	GND	VDD25	GND	GND	GND	SIGNAL43	SIGNAL44
Н	SIGNAL45	SIGNAL46	VDD26	VDD27	VDD28	GND	VDD29	GND	VDD30	VDD31	VDD32	SIGNAL47	SIGNAL48
J	SIGNAL49	SIGNAL50	GND	VDD33	GND	VDD34	GND	VDD35	GND	VDD36	GND	SIGNAL51	SIGNAL52
K	SIGNAL53	SIGNAL54	VDD37	VDD38	VDD39	VDD40	GND	VDD41	VDD42	VDD43	VDD44	SIGNAL55	SIGNAL56
L	SIGNAL57	SIGNAL58	GND	VDD45	GND	VDD46		VDD47	GND	VDD48	GND	SIGNAL59	SIGNAL60
М	SIGNAL61	SIGNAL62	SIGNAL63	SIGNAL64	SIGNAL65	SIGNAL66	SIGNAL67	SIGNAL68	SIGNAL69	SIGNAL70	SIGNAL71	SIGNAL72	SIGNAL73
N		SIGNAL74	SIGNAL75	SIGNAL76	SIGNAL77	SIGNAL78	SIGNAL79	SIGNAL80	SIGNAL81	SIGNAL82	SIGNAL83	SIGNAL84	

All 16FFC users need to use the MOSIS provided seal ring, which is 2.5 mm x 2.5 mm (preshrink size, 2500.8 microns x 2500.8 microns). Please notice that there is no pad in each of the four corners, this is a strict requirement from TSMC flip chip design rules (T-N16-BP-DR-001). This

Revision 2.1 Page 1 of 5

FCBGA packaging has total 164 bumps, which are distributed to 84 signals, 32 grounds, and 48 VDD pins. All signal and VDD pins are individually routed. All GND pins are tied to a single ground.

The pad array in your design must be perfectly symmetrical inside of the seal ring. This means that the distance from UBM to ChipBoundary on all 4 sides must be equal. See diagram below:



The pads must have a 170 µm pitch (post-shrink dimension) for all 16FFC designs. For 16FFC, please use a UBM width of 85 µm with a 173.47 µm bump pitch, if you are using TSMC's provided pads (library name: tpbn16v). You need to use pad cell "PAD85APB_LF_BU" from the "tpbn16v" TSMC pad library. If you are making your own pads, you need to ensure the following layers are present in your pad layout:

CBD or RV*

AP

CB2 FC

PM

UBM

Revision 2.1 Page 2 of 5

^{*:} For more details, please refer to table 4.1.1 in document T-N16-BP-DR-001.

(2) Packaging for 5 mm x 5 mm die size

Our packaging plan for 5 mm x 5 mm die size is preliminary. A preliminary 5 mm x 5 mm FCBGA package is extrapolated from the 2.5 mm x 2.5 mm (pre-shrink size) FCBGA package. All 16FFC users need to use the MOSIS provided seal ring, which is 5mm x 5mm (pre-shrink size, 5001.6 microns x 5001.6 microns). This seal ring is posted in the TSMC 16FFC document folder. Please notice that there is no pad in each of the four corners, this is a strict requirement from TSMC flip chip design rules (T-N16-BP-DR-001). The pad array in your design must be perfectly symmetrical inside of the seal ring. This means that the distance from UBM to ChipBoundary on all 4 sides must be equal (X=Y). Please see the diagram provided in section (1) above.

A preliminary bump pattern diagram is shown below. This suggested FCBGA packaging has 26 x 26 array of bumps. The pads must have a 170 μ m pitch (post-shrink dimension) for all 16FFC designs. For 16FFC, please use a UBM width of 85 μ m with a 173.47 μ m bump pitch, if you are using TSMC's provided pads (library name: tpbn16v). You need to use pad cell "**PAD85APB_LF_BU**" from the "**tpbn16v**" TSMC pad library. After 98% shrink, the final UBM width size and bump pitch will be 83.3 μ m and 170 μ m.

Also, here is a short summary of preliminary information for CRAFT MPW2 FCBGA package for 5 mm x 5 mm die (pre-shrink size, 5001.6 microns x 5001.6 microns).

- Bump composition Sn1.8Ag
- FCBGA Package body size 27 X 27
- Solder ball pitch 1 mm
- Solder ball size 0.6 mm
- Solder ball matrix 26 X 26
- No bumps are allowed in four corners (A26, A1, AF26, AF1) and AF24 (shown in below bump pattern diagram as black box)

Revision 2.1 Page 3 of 5

- Preliminary 5 mm x 5 mm die area: 26 x 26 Flip Chip Ball Grid Array (FCBGA) with 170 μ m bump pitch (post-shrink size). The pin numbers are shown as it is for bump facing up (die face up) and the solder ball (BGA) assignment will be mirrored.

	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
Α		VCP	S1	S2	VSS	VIO	S3	VCP	S4	VSS		DP2	VSS	VSS	DP3	D)P24	VSS	S5	VCP	S6	VIO	VSS	S7	S8	VCP	
В	VCP	VIO	VSS	S9	S10	S11	S12	S13	S14	S15	VSS	VSS	S16	S17	VSS	VSS	S18	S19	S20	S21	S22	S23	S24	VSS	VIO	VCP
С	S25	VSS	VIO	S26	S27	VCP	VSS	S28	S29	S30	VIO	VIO	VCP	VCP	VIO	VIO	S31	S32	S33	VSS	VCP	S34	S35	VIO	VSS	S36
D	S37	S38	S39	VSS	S40	S41	S42	S43	VSS	S44	S45	S46	S47	S48	S49	S50	S51	VSS	S52	S53	S54	S55	VSS	S56	S57	S58
Е	VSS	S59	S60	S61	VSS	S62	S63	S64	S65	S66	VCP	S67	S68	S69	S70	VCP	S71	S72	S73	S74	S75	VSS	S76	S77	S78	VSS
F	VIO	S79	VCP	S80	S81	GVD	GVD	IVD1	IVD1	IVD1	IVD2	IVD2			IVD2									VCP	S84	VIO
G	S85	S86		S87	S88		VSS	VSS	VSS			VSS			VSS								S90	VSS	S91	S92
Н	VCP	S93		S95	S96		IVD1		IVD1		GVD				GVD								S98		S100	_
J		S102									VSS				VSS											
K	VSS	S109		S111								IVD2														
L	DP5	VSS										VSS			VSS										vss	
M	DP7	VSS										GVD			_			_		_			_		VSS	
N												VSS														
Р	VSS											VSS														
R	DP9	VSS										GVD													vss	
Т	DP11	VSS										VSS													vss	
U												IVD5														
٧												VSS														
W												GVD														
Υ												VSS			VSS											
AA												IVD5														
AB												S187														
												S208														
	S221			S222										VCP								S230			VSS	
ΑE		VIO	VSS	S233											VSS											VCP
AF		VCP		S249	VSS	VIO	S250	VCP	S251	VSS	(0):4K)	DP 14	VSS	VSS	0):45		VSS	S252	VCP	S253	VIO	VSS	S254	S255	VČP	

- Legends for preliminary 5 mm x 5 mm die package bump patterns:

	Net	Net Short Name	# Bumps	Tied together on package?
	VSS	VSS	200	Yes
	VIO	VIO	32	Yes
	VDD Core Periph	VCP	40	Yes
1	Internal VDD1	IVD1	16	Yes
2	Internal VDD2	IVD2	16	Yes
3	Internal VDD3	IVD3	16	Yes
4	Internal VDD4	IVD4	16	Yes
5	Internal VDD5	IVD5	16	Yes
6	Internal VDD6	IVD6	16	Yes
	Global VDD	GVD	32	Yes
	Diff Pairs	DP	16	No (DP1 ~ DP16)
	Regular signals	S	255	No (S1 ~ S255)
	No Bump		5	No Bump

Revision 2.1 Page 4 of 5

- ❖ 415 peripheral bumps
 - Bumps routed to IO cells in the peripheral pad ring
 - 32 VDDIO
 - 40 VDDCORE
 - 72 VSS
 - 271 Signal bumps
 - Includes 8 diff pairs (16)
 - Can be allocated to low-noise supply for PLLs etc.
- ❖ 256 Internal power bumps (16x16 internal bump array)
 - Not routed to the peripheral pad ring, but connected directly to package power planes
 - 128 VSS bumps
 - 32 Global VDD bumps
 - 16 VDD bumps/segment (96 total)

Revision 2.1 Page 5 of 5