

# **Intel® Processor Identification and the CPUID Instruction**

**Application Note 485** 

**March 2009** 

Order Number: 241618-034



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processors may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order. Copies of documents which have an order number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at http://www.intel.com.

Intel, Pentium, Pentium M, Celeron, Celeron M, Intel NetBurst, Intel Xeon, Pentium II Xeon, Pentium III Xeon, Intel SpeedStep, OverDrive, MMX, Intel486, Intel386, IntelDX2, Core Solo, Core Duo, Core 2 Duo, Atom, Core i7 and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

Copyright © 1993-2009, Intel Corporation. All rights reserved.

- † Hyper-Threading Technology requires a computer system with an Intel® processor supporting Hyper-Threading Technology and an HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See http://www.intel.com/products/ht/hyperthreading\_more.htm for more information including details on which processors support HT Technology.
- \* Other brands and names may be claimed as the property of others.



# **Contents**

1	Intro		Support	
2		•	e CPUID Instruction	
3		_	e CPUID Instruction	9 13 15 15 29 31 32 32 32 35 35 35 35 35 35 35 35 35 35 35 35 37 38 39 39 41 42 43 43 44 45 47
	3.1		rd CPUID Functions	
		3.1.1	Vendor-ID and Largest Standard Function (Function 0)	
		3.1.2	Feature Information (Function 1)	
		3.1.3	Cache Descriptors (Function 2)	
		3.1.4 3.1.5	Processor Serial Number (Function 3)	
		3.1.5	MONITOR / MWAIT Parameters (Function 5)	
		3.1.7	Digital Thermal Sensor and Power Management Parameters (Function 6)	
		3.1.8	Reserved (Function 7)	
		3.1.9	Reserved (Function 8)	
		3.1.10	Direct Cache Access (DCA) Parameters (Function 9)	
			Architectural Performance Monitor Features (Function 0Ah)	
			x2APIC Features / Processor Topology (Function 0Bh)	
		3.1.13	Reserved (Function 0Ch)	35
			XSAVE Features (Function 0Dh)	
	3.2		ed CPUID Functions	
		3.2.1 3.2.2	Largest Extended Function # (Function 8000_0000h)  Extended Feature Bits (Function 8000_0001h)	
		3.2.2	Processor Name / Brand String (Function 8000 0002h, 8000 0003h,	30
		3.2.3	8000_0004h)	36
		3.2.4	Reserved (Function 8000_0005h)	
		3.2.5	Extended L2 Cache Features (Function 8000_0006h)	38
		3.2.6	Advanced Power Management (Function 8000_0007h)	
		3.2.7	Virtual and Physical address Sizes (Function 8000_0008h)	39
4	Proc	essor Se	erial Number	41
	4.1	Presen	ce of Processor Serial Number	41
	4.2	Formin	g the 96-bit Processor Serial Number	42
5	Bran	d ID an	d Brand String	43
	5.1	Brand 1	ID	43
	5.2	Brand S	String	44
6	Usag	ge Guide	elines	45
7	Prop	er Iden	tification Sequence	47
8	Den	ormals A	Are Zero	49
9	Opei	rating Fi	requency	51
10	•	ıram Fxa	• •	



 ПI	-	$\sim$
ч.		<b>63</b>

	2-1	Flag Register Evolution	11
	3-1	CPUID Instruction Outputs	14
	3-2	EDX Register After RESET	15
	3-3	Processor Signature Format on Intel386™ Processors	17
	3-4	Extended Feature Flag Values Reported in the EDX Register	36
	3-5	L2 Cache Details	38
	7-1	Flow of Processor get_cpu_type Procedure	48
	10-1	Flow of Processor Identification Extraction Procedure	53
Tal	bles		
	3-1	Processor Type (Bit Positions 13 and 12)	16
	3-2	Intel386™ Processor Signatures	
	3-3	Intel486™ and Subsequent Processor Signatures	
	3-4	Feature Flag Values Reported in the EDX Register	
	3-5	Feature Flag Values Reported in the ECX Register	
	3-6	Descriptor Formats	
	3-7	Descriptor Decode Values	
	3-8	Intel® Core™ i7 Processor, Model 1Ah with 8-MB L3 Cache CPUID (EAX=2)	
	3-9	Deterministic Cache Parameters	
	3-10	MONITOR / MWAIT Parameters	
	3-11	Digital Sensor and Power Management Parameters	
	3-12	DCA Parameters	
	3-13	Performance Monitor Features	32
	3-14	Core / Logical Processor Topology Overview	33
	3-15	Thread Level Processor Topology (CPUID Function 0Bh with ECX=0)	
	3-16		
	3-17		
	3-18	Processor Extended State Enumeration	35
	3-19	Largest Extended Function	35
	3-20	Extended Feature Flag Values Reported in the ECX Register	36
	3-21	Power Management Details	39
	3-22	Virtual and Physical Address Size Definitions	39
	5-1	Brand ID (EAX=1) Return Values in EBX (Bits 7 through 9)	43
	5-2	Processor Brand String Feature	44
Fx	amp	les	
	3-1	Building the Processor Brand String	37
	3-2	Displaying the Processor Brand String	
	10-1	Processor Identification Extraction Procedure	
	10-2	Processor Identification Procedure in Assembly Language	
	10-3	Processor Identification Procedure in the C Language	
	10-4	Detecting Denormals-Are-Zero Support	
		··	



# **Revision History**

Revision	Description	Date					
-001	Original release.	05/93					
-002	Modified Table 3-3 Intel486™ and Pentium® Processor Signatures.	10/93					
-003	Updated to accommodate new processor versions. Program examples modified for ease of use, section added discussing BIOS recognition for OverDrive® processors and feature flag information updated.						
-004	Updated with Pentium Pro and OverDrive processors information. Modified, Table 3-2, and Table 3-3. Inserted Table 3-5. Feature Flag Values Reported in the ECX Register. Inserted Sections 3.4. and 3.5.						
-005	Added Figure 2-1 and Figure 3-2. Added Footnotes 1 and 2. Added Assembly code example in Section 4. Modified Tables 3, 5 and 7. Added two bullets in Section 5.0. Modified cpuid3b.ASM and cpuid3b.C programs to determine if processor features MMX™ technology. Modified Figure 6.0.	11/96					
-006	Modified Table 3. Added reserved for future member of P6 family of processors entry. Modified table header to reflect Pentium II processor family. Modified Table 5. Added SEP bit definition. Added Section 3.5. Added Section 3.7 and Table 9. Corrected references of P6 family to reflect correct usage. Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code sections to check for SEP feature bit and to check for, and identify, the Pentium II processor. Added additional disclaimer related to designers and errata.	03/97					
-007	Modified Table 2. Added Pentium II processor, model 5 entry. Modified existing Pentium II processor entry to read "Pentium II processor, model 3". Modified Table 5. Added additional feature bits, PAT and FXSR. Modified Table 7. Added entries 44h and 45h.  Removed the note "Do not assume a value of 1 in a feature flag indicates that a given feature is present. For future feature flags, a value of 1 may indicate that the specific feature is not present" in section 4.0.  Modified cpuid3b.asm and cpuid3.c example code section to check for, and identify, the Pentium II processor, model 5. Modified existing Pentium II processor code to print Pentium II processor, model 3.	01/98					
-008	Added note to identify Intel® Celeron® processor, model 5 in section 3.2. Modified Table 2. Added Celeron processor and Pentium® OverDrive® processor with MMX™ technology entry. Modified Table 5. Added additional feature bit, PSE-36. Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Celeron processor.	04/98					
-009	Added note to identify Pentium II Xeon® processor in section 3.2. Modified Table 2. Added Pentium II Xeon processor entry.  Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Pentium II Xeon processor.	06/98					
-010	No Changes						
-011	Modified Table 2. Added Celeron processor, model 6 entry.  Modified cpuid3b.asm and cpuid3.c example code to check for, and identify, the Celeron processor, model 6.	12/98					
-012	Modified Figure 1 to add the reserved information for the Intel386 processors. Modified Figure 2. Added the Processor serial number information returned when the CPUID instruction is executed with EAX=3. Modified Table 1. Added the Processor serial number parameter. Modified Table 2. Added the Pentium III processor and Pentium III Xeon processor. Added Section 4 "Processor serial number".  Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code to check for and identify the Pentium III processor and the Pentium III Xeon processor.	12/98					
-013	Modified Figure 2. Added the Brand ID information returned when the CPUID instruction is executed with EAX=1. Added section 5 "Brand ID". Added Table 10 that shows the defined Brand ID values.  Modified cpuid3a.asm, cpuid3b.asm and cpuid3.c example code to check for and identify the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8.						
-014	Modified Table 4. Added Celeron processor, model 8.	03/00					
-015	Modified Table 4. Added Pentium III Xeon processor, model A. Added the 8-way set associative 1M, and 8-way set associative 2M cache descriptor entries.	05/00					



Revision	Description	Date				
-016	Revised Figure 2 to include the Extended Family and Extended Model when CPUID is executed with EAX=1.  Added section 6 which describes the Brand String.  Added section 10 Alternate Method of Detecting Features and sample code.  Added the Pentium 4 processor signature to Table 4.  Added new feature flags (SSE2, SS and TM) to Table 5.  Added new cache descriptors to Table 3-7.  Removed Pentium Pro cache descriptor example.	11/00				
-017	Modified Figure 2 to include additional features reported by the Pentium 4 processors.  Modified to include additional Cache and TLB descriptors defined by the Intel NetBurst® microarchitecture.  Added Section 9 and program Example 5 which describes how to detect if a processor supports the DAZ feature.  Added Section 10 and program Example 6 which describes a method of calculating the actual operating frequency of the processor.					
-018	Changed the second 66h cache descriptor in Table 7 to 68h.  Added the 83h cache descriptor to Table 7.  Added the Pentium III processor, model B, processor signature and the Intel Xeon processor, processor signature to Table 4.  Modified Table 4 to include the extended family and extended model fields.  Modified Table 1 to include the information returned by the extended CPUID functions.	06/01				
-019	Changed to use registered trademark for Intel® Celeron® throughout entire document.  Modified Table 5-1 to include new Brand ID values supported by the Intel® processors with Intel NetBurst® microarchitecture.  Added Hyper-Threading Technology Flag to Table 3-4 and Logical Processor Count to Figure 3-1.  Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 5-1.	01/02				
-020	Modified Table 3-7 to include new Cache Descriptor values supported by the Intel processors with Intel NetBurst microarchitecture.  Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture.  Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel® processors based on the updated Brand ID values contained in Table 5-1.	03/02				
-021	Modified Table 3-3 to include additional processors that return a processor signature with a value in the family code equal to 0Fh.  Modified Table 3-7 to include new Cache Descriptor values supported by various Intel processors.  Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture.  Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.	05/02				
-022	Modified Table 3-7 with correct Cache Descriptor descriptions.  Modified Table 3-4 with new feature flags returned in EDX.  Added Table 3-5. Feature Flag Values Reported in the ECX Register the feature flags returned in ECX.  Modified Table 3-3, broke out the processors with family 'F' by model numbers.	11/02				
-023	Modified Table 3-3, added the Intel® Pentium® M processor.  Modified Table 3-4 with new feature flags returned in EDX.					
-024	Corrected feature flag definitions in Table 3-5. Feature Flag Values Reported in the ECX Register for bits 7 and 8.	11/03				



Revision	Description	Date
-025	Modified Table 1 to add Deterministic Cache Parameters function (CPUID executed with EAX=4), MONITOR/MWAIT function (CPUID instruction is executed with EAX=5), Extended L2 Cache Features function (CPUID executed with EAX=80000006), Extended Addresses Sizes function (CPUID is executed with EAX=80000008).  Modified Table 1 and Table 5 to reinforce no PSN on Pentium® 4 family processors.  Modified, added the Intel® Pentium® 4 processor and Intel® Celeron® processor on 90nm process.  Modified Table 3-5. Feature Flag Values Reported in the ECX Register to add new feature flags returned in ECX.  Modified Table 3-7 to include new Cache Descriptor values supported by various Intel processors.  Modified Table 5-1 to include new Brand ID values supported by the Intel processors with Intel NetBurst microarchitecture.  Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.  Modified features.cpp, cpuid3.c, and cpuid3a.asm to check for and identify new feature flags based on the updated values in Table 3-5. Feature Flag Values Reported in the ECX Register.	01/04
-026	Corrected the name of the feature flag returned in EDX[31] (PBE) when the CPUID instruction is executed with EAX set to a 1.  Modified Table 3-15 to indicate CPUID function 80000001h now returns extended feature flags in the EAX register.  Added the Intel® Pentium® M processor (family 6, model D) to Table 3-3.  Added section 3.2.2.  Modified Table 3-5. Feature Flag Values Reported in the ECX Register to add new feature flags returned in ECX.  Modified Table 3-5. Feature Flag Values Reported in the ECX Register to include new Cache Descriptor values supported by various Intel processors.  Modified Table 5-1 to include new Brand ID values supported by the Intel processors with P6 family microarchitecture.  Modified cpuid3b.asm and cpuid3.c example code to check for and identify Intel processors based on the updated Brand ID values contained in Table 5-1.  Modified features.cpp, cpuid3.c, and cpuid3a.asm to check for and identify new feature flags based on the updated values in Table 3-5. Feature Flag Values Reported in the ECX Register.	05/04
-027	Corrected the register used for Extended Feature Flags in Section 3.2.2	07/04
-028	Corrected bit field definitions for CPUID functions 80000001h and 80000006h.  Added processor names for family 'F', model '4' to Table 3-3.  Updated Table 3-5. Feature Flag Values Reported in the ECX Register to include the feature flag definition (ECX[13]) for the CMPXCHG16B instruction.  Updated Table 3-15 to include extended feature flag definitions for (EDX[11]) SYSCALL / SYSRET and (EDX[20]) Execute Disable bit.  Updated Example 1 to extract CPUID extended function information.  Updated Example 2 and Example 3 to detect and display extended features identified by CPUID function 80000001h.	02/05
-029	Modified Table 3-7 to include new Cache Descriptor values supported by various Intel processors.	03/05
-030	Corrected Table 3-16. Extended Feature Flag Values Reported in the ECX Register. Added CPUID function 6, Power management Feature to Table 3-1. Updated Table 3-5 to include the feature flag definition (EDX[30]) for IA64 capabilities. Updated Table 3-10 to include new Cache Descriptor values supported by Intel Pentium 4 processors. Modified cpuid3b.asm and cpuid3.c example code to check for IA64 capabilities, CMPXCHG16B, LAHF/SAHF instructions.	01/06
-031	Update Intel® EM64T portions with new naming convention for Intel® 64 Instruction Set Architecture.  Added section Composing the Family, Model and Stepping (FMS) values  Added section Extended CPUID Functions  Updated Table 3-4 to include the Intel Core 2 Duo processor family.  Updated Table 3-6 to include the feature flag definitions for VMX, SSSE3 and DCA.  Updated Table 3-10 to include new Cache Descriptor values supported by Intel Core 2 Duo processor.  Update CPUFREQ.ASM with alternate method to determine frequency without using TSC.	09/06



Revision	Description	Date
-032	Updated Table 3-10 to correct Cache Descriptor description. Updated trademarks for various processors. Added the Architectural Performance Monitor Features (Function Ah) section. Updated the supported processors in Table 3-3. Updated the feature flags reported by function 1 and reported in ECX, see Table 3-5. Updated the CPUID3A.ASM, CPUID3B.ASM and CPUID3.C sample code Removed the Alternate Method of Detecting Features chapter and sample code.	12/07
-033	Intel® Atom™ and Intel® Core™ i7 processors added to text and examples Updated Table 3-3 to include Intel Atom and Intel Core i7 processors Updated ECX and EDX feature flag definitions in Table 3-4 and Table 3-5 Updated cache and TLB descriptor values in Table 3-7 Updated Table 3-8 to feature Intel Core i7 processor Updated Section 3.1.3.1 and Table 3-8 to include Intel Core i7 processor Modified Table 3-10 to include new C-state definitions Updated Table 3-11 to include Intel® Turbo Boost Technology Added Section 3.1.13, "Reserved (Function 0Ch)" Combined Chapter 8: Usage Program Examples with Chapter 11: Program Examples into one chapter: Chapter 10: Program Examples	11/08
-034	Updated Table 3-3 processor signatures Corrected Intel® Core™ i7 processor Model No. data in Table 3-3 Updated Table 3-7 cache descriptor decode values Modified CPUID3A.ASM, CPUID3B.ASM and CPUID3.C: - Added detection of additional feature flags - Updated text output Minor updates to DAZDETCT.ASM & CPUFREQ.ASM	03/09





# 1 Introduction

As the Intel® Architecture evolves with the addition of new generations and models of processors (8086, 8088, Intel286, Intel386<sup>™</sup>, Intel486<sup>™</sup>, Pentium® processors, Pentium® OverDrive® processors, Pentium® processors with MMX<sup>™</sup> technology, Pentium® OverDrive® processors with MMX™ technology, Pentium® Pro processors, Pentium® II processors, Pentium® II Xeon® processors, Pentium® II Overdrive® processors, Intel® Celeron® processors, Mobile Intel® Celeron® processors, Intel® Celeron® D processors, Intel® Celeron® M processors, Pentium® III processors, Mobile Intel® Pentium® III processor - M, Pentium® III Xeon® processors, Pentium® 4 processors, Mobile Intel® Pentium® 4 processor - M, Intel® Pentium® M processor, Intel® Pentium® D processor, Pentium® processor Extreme Edition, Intel® Pentium® dual-core processor, Intel® Pentium® dual-core mobile processor, Intel® Core™ Solo processor, Intel® Core™ Duo processor, Intel® Core™ Duo mobile processor, Intel® Core™2 Duo processor, Intel® Core™2 Duo mobile processor, Intel® Core™2 Quad processor, Intel® Core™2 Extreme processor, Intel® Core™2 Extreme mobile processor, Intel® Xeon® processors, Intel® Xeon® processor MP, Intel® Atom™ processor, and Intel® Core™ i7 processor), it is essential that Intel provide an increasingly sophisticated means with which software can identify the features available on each processor. This identification mechanism has evolved in conjunction with the Intel Architecture as follows:

- 1. Originally, Intel published code sequences that could detect minor implementation or architectural differences to identify processor generations.
- 2. With the advent of the Intel386 processor, Intel implemented processor signature identification that provided the processor family, model, and stepping numbers to software, but only upon reset.
- 3. As the Intel Architecture evolved, Intel extended the processor signature identification into the CPUID instruction. The CPUID instruction not only provides the processor signature, but also provides information about the features supported by and implemented on the Intel processor.

This evolution of processor identification was necessary because, as the Intel Architecture proliferates, the computing market must be able to tune processor functionality across processor generations and models with differing sets of features. Anticipating that this trend will continue with future processor generations, the Intel Architecture implementation of the CPUID instruction is extensible.

This application note explains how to use the CPUID instruction in software applications, BIOS implementations, and various processor tools. By taking advantage of the CPUID instruction, software developers can create software applications and tools that can execute compatibly across the widest range of Intel processor generations and models, past, present, and future.

# 1.1 Update Support

Intel processor signature and feature bits information can be obtained from the developer's manual, programmer's reference manual and appropriate processor documentation. In addition, updated versions of the programming examples included in this application note are available through your Intel representative, or visit Intel's website at <a href="http://developer.intel.com/">http://developer.intel.com/</a>.

#### Introduction






# 2 Detecting the CPUID Instruction

The Intel486 family and subsequent Intel processors provide a straightforward method for determining whether the processor's internal architecture is able to execute the CPUID instruction. This method uses the ID flag in bit 21 of the EFLAGS register. If software can change the value of this flag, the CPUID instruction is executable<sup>1</sup> (see Figure 2-1).

Figure 2-1. Flag Register Evolution



The POPF, POPFD, PUSHF, and PUSHFD instructions are used to access the flags in EFLAGS register. The program examples at the end of this application note show how to use the PUSHFD instruction to read and the POPFD instruction to change the value of the ID flag.



<sup>1.</sup> Only in some Intel486™ and succeeding processors. Bit 21 in the Intel386™ processor's Eflag register cannot be changed by software, and the Intel386 processor cannot execute the CPUID instruction. Execution of CPUID on a processor that does not support this instruction will result in an invalid opcode exception.

#### **Detecting the CPUID Instruction**





# 3 Output of the CPUID Instruction

The CPUID instruction supports two sets of functions. The first set returns basic processor information; the second set returns extended processor information. Figure 3-1 summarizes the basic processor information output by the CPUID instruction. The output from the CPUID instruction is fully dependent upon the contents of the EAX register. This means that, by placing different values in the EAX register and then executing CPUID, the CPUID instruction will perform a specific function dependent upon whatever value is resident in the EAX register. In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the basic processor information, the program should set the EAX register parameter value to "0" and then execute the CPUID instruction as follows:

MOV EAX, 00H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than zero and less than or equal to this highest EAX "returned" value.


In order to determine the highest acceptable value for the EAX register input and CPUID functions that return the extended processor information, the program should set the EAX register parameter value to "80000000h" and then execute the CPUID instruction as follows:

MOV EAX, 80000000H CPUID

After the execution of the CPUID instruction, a return value will be present in the EAX register. Always use an EAX parameter value that is equal to or greater than 80000000h and less than or equal to this highest EAX "returned" value. On current and future IA-32 processors, bit 31 in the EAX register will be clear when CPUID is executed with an input parameter greater than the highest value for either set of functions, and when the extended functions are not supported. All other bit values returned by the processor in response to a CPUID instruction with EAX set to a value higher than appropriate for that processor are model specific and should not be relied upon.



Figure 3-1. CPUID Instruction Outputs





#### 3.1 Standard CPUID Functions

### 3.1.1 Vendor-ID and Largest Standard Function (Function 0)

In addition to returning the largest standard function number in the EAX register, the Intel Vendor-ID string can be verified at the same time. If the EAX register contains an input value of 0, the CPUID instruction also returns the vendor identification string in the EBX, EDX, and ECX registers (see Figure 3-1). These registers contain the ASCII string:

#### **GenuineIntel**


While any imitator of the Intel Architecture can provide the CPUID instruction, no imitator can legitimately claim that its part is a genuine Intel part. The presence of the "GenuineIntel" string is an assurance that the CPUID instruction and the processor signature are implemented as described in this document. If the "GenuineIntel" string is not returned after execution of the CPUID instruction, do not rely upon the information described in this document to interpret the information returned by the CPUID instruction.

### **3.1.2** Feature Information (Function 1)

#### 3.1.2.1 Processor Signature

Beginning with the Intel486 processor family, the EDX register contains the processor identification signature after RESET (see Figure 3-2). **The processor identification signature is a 32-bit value**. The processor signature is composed from eight different bit fields. The fields in gray represent reserved bits, and should be masked out when utilizing the processor signature. The remaining six fields form the processor identification signature.

#### Figure 3-2. EDX Register After RESET



Processors that implement the CPUID instruction also return the 32-bit processor identification signature after reset. However, the CPUID instruction gives you the flexibility of checking the processor signature at any time. Figure 3-2 shows the format of the 32-bit processor signature for the Intel486 and subsequent Intel processors. Note that the EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register in Figure 3-1. Table 3-3 below shows the values returned in the EAX register currently defined for these processors.

The extended family, bit positions 20 through 27 are used in conjunction with the family code, specified in bit positions 8 through 11, to indicate whether the processor belongs to the Intel386, Intel486, Pentium, Pentium Pro or Pentium 4 family of processors. P6 family processors include all processors based on the Pentium Pro processor architecture and have an extended family equal to 00h and a family code equal to 06h. Pentium 4 family processors include all processors based on the Intel NetBurst® microarchitecture and have an extended family equal to 00h and a family code equal to 0Fh.

The extended model specified in bit positions 16 through 19, in conjunction with the model number specified in bits 4 though 7 are used to identify the model of the processor within the processor's family. The stepping ID in bits 0 through 3 indicates the revision number of that model.



The processor type values returned in bits 12 and 13 of the EAX register are specified in Table 3-1 below. These values indicate whether the processor is an original OEM processor, an OverDrive processor, or a dual processor (capable of being used in a dual processor system).

#### Table 3-1. Processor Type (Bit Positions 13 and 12)

Value	Description					
00	Original OEM Processor					
01	OverDrive® Processor					
10	Dual Processor					

The Pentium II processor, model 5, the Pentium II Xeon processor, model 5, and the Celeron processor, model 5 share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Intel® Celeron® processor, model 5. If 1-MB or 2-MB L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512-KB L2 cache.

The Pentium III processor, model 7, and the Pentium III Xeon processor, model 7, share the same extended family, family code, extended model and model number. To differentiate between the processors, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512 KB L2 cache.

The processor brand for the Pentium III processor, model 8, the Pentium III Xeon processor, model 8, and the Celeron processor, model 8, can be determined by using the Brand ID values returned by the CPUID instruction when executed with EAX equal to 01h. Further information regarding Brand ID and Brand String is detailed in Chapter 5 of this document.


Older versions of Intel486 SX, Intel486 DX and IntelDX2 $^{\text{TM}}$  processors do not support the CPUID instruction, and return the processor signature only at reset. Refer to Table 3-3 to determine which processors support the CPUID instruction.

Figure 3-3 shows the format of the processor signature for Intel386 processors. The Intel386 processor signature is different from the signature of other processors. Table 3-2 provides the processor signatures of Intel386™ processors.

All Intel486 SL-enhanced and Write-Back enhanced processors are capable of executing the CPUID instruction. See Table 3-3.



Figure 3-3. Processor Signature Format on Intel386™ Processors



# **Table 3-2.** Intel386<sup>™</sup> Processor Signatures

Туре	Family	Major Stepping	Minor Stepping	Description
0000	0011	0000	xxxx	Intel386™ DX processor
0010	0011	0000	xxxx	Intel386 SX processor
0010	0011	0000	xxxx	Intel386 CX processor
0010	0011	0000	xxxx	Intel386 EX processor
0100	0011	0000 and 0001	xxxx	Intel386 SL processor
0000	0011	0100	xxxx	RapidCAD* coprocessor

**Table 3-3.** Intel486™ and Subsequent Processor Signatures (Sheet 1 of 4)

Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	00	0100	000x	xxxx (1)	Intel486™ DX processors
00000000	0000	00	0100	0010	xxxx (1)	Intel486 SX processors
00000000	0000	00	0100	0011	xxxx (1)	Intel487™ processors
00000000	0000	00	0100	0011	xxxx (1)	IntelDX2™ processors
00000000	0000	00	0100	0011	XXXX (1)	IntelDX2 OverDrive® processors
00000000	0000	00	0100	0100	xxxx (3)	Intel486 SL processor
00000000	0000	00	0100	0101	xxxx (1)	IntelSX2™ processors
00000000	0000	00	0100	0111	xxxx <sup>(3)</sup>	Write-Back Enhanced IntelDX2 processors
00000000	0000	00	0100	1000	xxxx (3)	IntelDX4 <sup>™</sup> processors
00000000	0000	0x	0100	1000	xxxx <sup>(3)</sup>	IntelDX4 OverDrive processors
00000000	0000	00	0101	0001	XXXX (2)	Pentium® processors (60, 66)
00000000	0000	00	0101	0010	xxxx <sup>(2)</sup>	Pentium processors (75, 90, 100, 120, 133, 150, 166, 200)



Table 3-3. Intel486™ and Subsequent Processor Signatures (Sheet 2 of 4)

Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	01 <sup>(4)</sup>	0101	0001	xxxx <sup>(2)</sup>	Pentium OverDrive processor for Pentium processor (60, 66)
00000000	0000	01(4)	0101	0010	xxxx <sup>(2)</sup>	Pentium OverDrive processor for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	01	0101	0011	xxxx <sup>(2)</sup>	Pentium OverDrive processors for Intel486 processor-based systems
00000000	0000	00	0101	0100	xxxx (2)	Pentium processor with MMX™ technology (166, 200)
00000000	0000	01	0101	0100	xxxx <sup>(2)</sup>	Pentium OverDrive processor with MMX™ technology for Pentium processor (75, 90, 100, 120, 133)
00000000	0000	00	0110	0001	XXXX (2)	Pentium Pro processor
00000000	0000	00	0110	0011	xxxx <sup>(2)</sup>	Pentium II processor, model 03
0000000	0000	00	0110	0101 (5)	xxxx <sup>(2)</sup>	Pentium II processor, model 05, Pentium II Xeon processor, model 05, and Intel® Celeron® processor, model 05
00000000	0001	00	0110	0101	xxxx <sup>(2)</sup>	Intel EP80579 Integrated Processor and Intel EP80579 Integrated Processor with Intel QuickAssist Technology
00000000	0000	00	0110	0110	xxxx (2)	Celeron processor, model 06
00000000	0000	00	0110	0111 (6)	xxxx <sup>(2)</sup>	Pentium III processor, model 07, and Pentium III Xeon processor, model 07
00000000	0000	00	0110	1000 (7)	xxxx <sup>(2)</sup>	Pentium III processor, model 08, Pentium III Xeon processor, model 08, and Celeron processor, model 08
00000000	0000	00	0110	1001	xxxx <sup>(2)</sup>	Intel Pentium M processor, Intel Celeron M processor model 09.
00000000	0000	00	0110	1010	xxxx <sup>(2)</sup>	Pentium III Xeon processor, model 0Ah
00000000	0000	00	0110	1011	xxxx <sup>(2)</sup>	Pentium III processor, model 0Bh
0000000	0000	00	0110	1101	xxxx <sup>(2)</sup>	Intel Pentium M processor, Intel Celeron M processor, model 0Dh. All processors are manufactured using the 90 nm process.
0000000	0000	00	0110	1110	xxxx <sup>(2)</sup>	Intel Core™ Duo processor, Intel Core™ Solo processor, model 0Eh. All processors are manufactured using the 65 nm process.



Table 3-3. Intel486™ and Subsequent Processor Signatures (Sheet 3 of 4)

Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	00	0110	1111	xxxx <sup>(2)</sup>	Intel Core™2 Duo processor, Intel Core™2 Duo mobile processor, Intel Core™2 Quad processor, Intel Core™2 Quad mobile processor, Intel Core™2 Extreme processor, Intel Pentium Dual-Core processor, Intel Xeon processor, model 0Fh. All processors are manufactured using the 65 nm process.
00000000	0001	00	0110	0110	xxxx <sup>(2)</sup>	Intel Celeron processor model 16h. All processors are manufactured using the 65 nm process
0000000	0001	00	0110	0111	xxxx <sup>(2)</sup>	Intel Core <sup>™</sup> 2 Extreme processor, Intel Xeon processor, model 17h. All processors are manufactured using the 45 nm process.
00000000	0000	01	0110	0011	xxxx <sup>(2)</sup>	Intel Pentium II OverDrive processor
00000000	0000	00	1111	0000	xxxx <sup>(2)</sup>	Pentium 4 processor, Intel Xeon processor. All processors are model 00h and manufactured using the 0.18 micron process.
00000000	0000	00	1111	0001	xxxx (2)	Pentium 4 processor, Intel Xeon processor, Intel Xeon processor MP, and Intel Celeron processor. All processors are model 01h and manufactured using the 0.18 micron process.
00000000	0000	00	1111	0010	XXXX <sup>(2)</sup>	Pentium 4 processor, Mobile Intel Pentium 4 processor – M, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron processor, and Mobile Intel Celeron processor. All processors are model 02h and manufactured using the 0.13 micron process.
00000000	0000	00	1111	0011	xxxx <sup>(2)</sup>	Pentium 4 processor, Intel Xeon processor, Intel Celeron D processor. All processors are model 03h and manufactured using the 90 nm process.
00000000	0000	00	1111	0100	XXXX <sup>(2)</sup>	Pentium 4 processor, Pentium 4 processor Extreme Edition, Pentium D processor, Intel Xeon processor, Intel Xeon processor MP, Intel Celeron D processor. All processors are model 04h and manufactured using the 90 nm process.



#### Table 3-3. Intel486™ and Subsequent Processor Signatures (Sheet 4 of 4)

Extended Family	Extended Model	Туре	Family Code	Model No.	Stepping ID	Description
00000000	0000	00	1111	0110	XXXX <sup>(2)</sup>	Pentium 4 processor, Pentium D processor, Pentium processor Extreme Edition, Intel Xeon processor MP, Intel Xeon processor. All processors are model 06h and manufactured using the 65 nm process.
00000000	0001	00	0110	1100	xxxx <sup>(2)</sup>	Intel Atom processor. All processors are manufactured using the 45 nm process
00000000	0001	00	0110	1010	xxxx <sup>(2)</sup>	Intel Core i7 processor and Intel Xeon processor. All processors are manufactured using the 45 nm process.
00000000	0001	00	0110	1101	xxxx(2)	Intel Xeon processor MP. All processors are manufactured using the 45 nm process.

#### Notes:

- 1. This processor does not implement the CPUID instruction.
- 2. Refer to the Intel486™ documentation, the Pentium® Processor Specification Update (Document Number 242480), the Pentium® Pro Processor Specification Update (Document Number 242689), the Pentium® II Processor Specification Update (Document Number 243337), the Pentium® II Xeon Processor Specification Update (Document Number 243776), the Intel® Celeron® Processor Specification Update (Document Number 243748), the Pentium ® III Processor Specification Update (Document Number 244453), the Pentium® III Xeon® Processor Specification Update (Document Number 249199), the Intel® Xeon® Processor Specification Update (Document Number 249678) or the Intel® Xeon® Processor MP Specification Update (Document Number 290741) for the latest list of stepping numbers.
- 3. Stepping 3 implements the CPUID instruction.
- The definition of the type field for the OverDrive processor is 01h. An erratum on the Pentium OverDrive processor will always return 00h as the type.
- 5. To differentiate between the Pentium II processor, model 5, Pentium II Xeon processor and the Celeron processor, model 5, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If no L2 cache is returned, the processor is identified as an Celeron processor, model 5. If 1M or 2M L2 cache size is reported, the processor is the Pentium II Xeon processor otherwise it is a Pentium II processor, model 5 or a Pentium II Xeon processor with 512-KB L2 cache size.
- 6. To differentiate between the Pentium III processor, model 7 and the Pentium III Xeon processor, model 7, software should check the cache descriptor values through executing CPUID instruction with EAX = 2. If 1M or 2M L2 cache size is reported, the processor is the Pentium III Xeon processor otherwise it is a Pentium III processor or a Pentium III Xeon processor with 512-KB L2 cache size.
- 7. To differentiate between the Pentium III processor, model 8 and the Pentium III Xeon processor, model 8, software should check the Brand ID values through executing CPUID instruction with EAX = 1.
- 8. To differentiate between the processors with the same processor Vendor ID, software should execute the Brand String functions and parse the Brand String.

#### 3.1.2.2 Composing the Family, Model and Stepping (FMS) values

The processor family is an 8-bit value obtained by adding the Extended Family field of the processor signature returned by CPUID Function 1 with the Family field.

#### **Equation 3-1.Calculated Family Value**

```
F = Extended Family + Family
F = CPUID(1).EAX[27:20] + CPUID(1).EAX[11:8]
```

The processor model is an 8-bit value obtained by shifting left 4 the Extended Model field of the processor signature returned by CPUID Function 1 then adding the Model field.



#### **Equation 3-2. Calculated Model Value**

```
M = (Extended Model << 4) + Model
M = (CPUID(1).EAX[19:16] << 4) + CPUID(1).EAX[7:4]</pre>
```

The processor stepping is a 4-bit value obtained by copying the *Stepping* field of the processor signature returned by CPUID function 1.

#### **Equation 3-3. Calculated Stepping Value**

```
S = Stepping
S = CPUID(1).EAX[3:0]
```

#### **Recommendations for Testing Compliance**

New and existing software should be inspected to ensure code always uses:

- 1. The full 32-bit value when comparing processor signatures;
- 2. The full 8-bit value when comparing processor families, the full 8-bit value when comparing processor models; and
- 3. The 4-bit value when comparing processor steppings.

#### 3.1.2.3 Feature Flags

When the EAX register contains a value of 1, the CPUID instruction (in addition to loading the processor signature in the EAX register) loads the EDX and ECX register with the feature flags. The feature flags (when a Flag = 1) indicate what features the processor supports. Table 3-4 and Table 3-5 detail the currently-defined feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest feature flag values.

Use the feature flags in applications to determine which processor features are supported. By using the CPUID feature flags to determine processor features, software can detect and avoid incompatibilities introduced by the addition or removal of processor features.

#### Table 3-4. Feature Flag Values Reported in the EDX Register (Sheet 1 of 3)

Bit	Name	Description when Flag = 1	Comments
0	FPU	Floating-point Unit On-Chip	The processor contains an FPU that supports the Intel387 floating-point instruction set.
1	VME	Virtual Mode Extension	The processor supports extensions to virtual-8086 mode.
2	DE	Debugging Extension	The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers.
3	PSE	Page Size Extension	The processor supports 4-MB pages.
4	TSC	Time Stamp Counter	The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control.
5	MSR	Model Specific Registers	Model Specific Registers are implemented with the RDMSR, WRMSR instructions
6	PAE	Physical Address Extension	Physical addresses greater than 32 bits are supported.
7	MCE	Machine-Check Exception	Machine-Check Exception, INT18, and the CR4.MCE enable bit are supported.



Table 3-4. Feature Flag Values Reported in the EDX Register (Sheet 2 of 3)

Bit	Name	Description when Flag = 1	Comments
8	CX8	CMPXCHG8 Instruction	The compare and exchange 8-bytes instruction is supported.
9	APIC	On-chip APIC Hardware	The processor contains a software-accessible local APIC.
10		Reserved	Do not count on their value.
11	SEP	Fast System Call	Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to Section 3.1.2.4 for further information regarding SYSENTER/SYSEXIT feature and SEP feature bit.
12	MTRR	Memory Type Range Registers	The processor supports the Memory Type Range Registers specifically the MTRR_CAP register.
13	PGE	Page Global Enable	The global bit in the page directory entries (PDEs) and page table entries (PTEs) is supported, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature.
14	MCA	Machine-Check Architecture	The Machine-Check Architecture is supported, specifically the MCG_CAP register.
15	CMOV	Conditional Move Instruction	The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOMI instructions.
16	PAT	Page Attribute Table	Indicates whether the processor supports the Page Attribute Table. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory on 4K granularity through a linear address.
17	PSE-36	36-bit Page Size Extension	Indicates whether the processor supports 4-MB pages that are capable of addressing physical memory beyond 4-GB. This feature indicates that the upper four bits of the physical address of the 4-MB page is encoded by bits 13-16 of the page directory entry.
18	PSN	Processor serial number is present and enabled	The processor supports the 96-bit processor serial number feature, and the feature is enabled.  Note: The Pentium 4 and subsequent processor
			families do not support this feature.
19	CLFSH	CLFLUSH Instruction	Indicates that the processor supports the CLFLUSH instruction.
20		Reserved	Do not count on their value.
21	DS	Debug Store	Indicates that the processor supports the ability to write debug information into a memory resident buffer. This feature is used by the branch trace store (BTS) and precise event-based sampling (PEBS) facilities.
22	ACPI	Thermal Monitor and Software Controlled Clock Facilities	The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control.
23	MMX	MMX technology	The processor supports the MMX technology instruction set extensions to Intel Architecture.
24	FXSR	FXSAVE and FXSTOR Instructions	The FXSAVE and FXRSTOR instructions are supported for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it supports the FXSAVE and FXRSTOR instructions.
25	SSE	Streaming SIMD Extensions	The processor supports the Streaming SIMD Extensions to the Intel Architecture.



# Table 3-4. Feature Flag Values Reported in the EDX Register (Sheet 3 of 3)

Bit	Name	Description when Flag = 1	Comments
26	SSE2	Streaming SIMD Extensions 2	Indicates the processor supports the Streaming SIMD Extensions 2 Instructions.
27	SS	Self-Snoop	The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus.
28	нтт	Multi-Threading	The physical processor package is capable of supporting more than one logical processor.  This field does not indicate that Hyper-Threading Technology or Core Multi-Processing (CMP) has been enabled for this specific processor. To determine if Hyper-Threading Technology or CMP is supported, compare value returned in EBX[23:16] after executing CPUID with EAX=1. If the resulting value is > 1, then the processor supports Multi-Threading.  IF (CPUID(1).EBX[23:16] > 1)  {     Multi-Threading = TRUE } ELSE {     Multi-Threading = FALSE }
29	ТМ	Thermal Monitor	The processor implements the Thermal Monitor automatic thermal control circuitry (TCC).
30	IA64	IA64 Capabilities	The processor is a member of the Intel® Itanium® processor family and currently operating in IA-32 emulation mode.
31	PBE	Pending Break Enable	The processor supports the use of the FERR#/PBE# pin when the processor is in the stop-clock state (STPCLK# is asserted) to signal the processor that an interrupt is pending and that the processor should return to normal operation to handle the interrupt. Bit 10 (PBE enable) in the IA32_MISC_ENABLE MSR enables this capability.



Table 3-5. Feature Flag Values Reported in the ECX Register (Sheet 1 of 2)

Bit	Name	Description when Flag = 1	Comments	
0	SSE3	Streaming SIMD Extensions 3	The processor supports the Streaming SIMD Extensions 3 instructions.	
1		Reserved	Do not count on their value.	
2	DTES64	64-Bit Debug Store	Indicates that the processor has the ability to write a history of the 64-bit branch to and from addresses into a memory buffer.	
3	MONITOR	MONITOR/MWAIT	The processor supports the MONITOR and MWAIT instructions.	
4	DS-CPL	CPL Qualified Debug Store	The processor supports the extensions to the Debug Store feature to allow for branch message storage qualified by CPL.	
5	VMX	Virtual Machine Extensions	The processor supports Intel® Virtualization Technology	
6	SMX	Safer Mode Extensions	The processor supports Intel® Trusted Execution Technology	
7	EST	Enhanced Intel SpeedStep® Technology	The processor supports Enhanced Intel SpeedStep Technology and implements the IA32_PERF_STS and IA32_PERF_CTL registers.	
8	TM2	Thermal Monitor 2	The processor implements the Thermal Monitor 2 thermal control circuit (TCC).	
9	SSSE3	Supplemental Streaming SIMD Extensions 3	The processor supports the Supplemental Streaming SIMD Extensions 3 instructions.	
10	CNXT-ID	L1 Context ID	The L1 data cache mode can be set to either adaptive mode or shared mode by the BIOS.	
12:11		Reserved Do not count on their value.		
13	CX16	CMPXCHG16B	This processor supports the CMPXCHG16B instruction.	
14	xTPR	xTPR Update Control	The processor supports the ability to disable sending Task Priority messages. When this feature flag is set, Task Priority messages may be disabled. Bit 23 (Echo TPR disable) in the IA32_MISC_ENABLE MSR controls the sending of Task Priority messages.	
15	PDCM	Perfmon and Debug Capability	The processor supports the Performance Capabilities MSR. IA32_PERF_CAPABILITIES register is MSR 345h.	
17:16		Reserved	Do not count on their value.	
18	DCA	Direct Cache Access	The processor supports the ability to prefetch data from a memory mapped device.	
19	SSE4.1	Streaming SIMD Extensions 4.1	The processor supports the Streaming SIMD Extensions 4.1 instructions.	
20	SSE4.2	Streaming SIMD Extensions 4.2	The processor supports the Streaming SIMD Extensions 4.2 instructions.	
21	x2APIC	Extended xAPIC Support	The processor supports x2APIC feature.	
22	MOVBE	MOVBE Instruction	The processor supports MOVBE instruction.	
23	POPCNT	POPCNT Instruction	The processor supports the POPCNT instruction.	
25:24	t	Reserved	Do not count on their value.	



#### Table 3-5. Feature Flag Values Reported in the ECX Register (Sheet 2 of 2)

Bit	Name	Description when Flag = 1	Comments
26	XSAVE	XSAVE/XSTOR States	The processor supports the XSAVE/XRSTOR processor extended states feature, the XSETBV/ XGETBV instructions, and the XFEATURE_ENABLED_MASK register (XCR0)
27	OSXSAVE	OS-Enabled Extended State Management	A value of 1 indicates that the OS has enabled XSETBV/XGETBV instructions to access the XFEATURE_ENABLED_MASK register (XCR0), and support for processor extended state management using XSAVE/XRSTOR.
31:28		Reserved	Do not count on their value.

#### 3.1.2.4 SYSENTER/SYSEXIT - SEP Features Bit

The SYSENTER Present (SEP) Feature bit (returned in EDX bit 11 after execution of CPUID Function 1) indicates support for SYSENTER/SYSEXIT instructions. An operating system that detects the presence of the SEP Feature bit must also qualify the processor family and model to ensure that the SYSENTER/SYSEXIT instructions are actually present:

The Pentium Pro processor (Model = 1) returns a set SEP CPUID feature bit, but should not be used by software.

# 3.1.3 Cache Descriptors (Function 2)

When the EAX register contains a value of 2, the CPUID instruction loads the EAX, EBX, ECX and EDX registers with descriptors that indicate the processor's cache and TLB characteristics. The lower 8 bits of the EAX register (AL) contain a value that identifies the number of times the CPUID must be executed in order to obtain a complete image of the processor's caching systems. For example, the Intel® Core<sup>TM</sup> i7 processor returns a value of 01h in the lower 8 bits of the EAX register to indicate that the CPUID instruction need only be executed once (with EAX = 2) to obtain a complete image of the processor configuration.

The remainder of the EAX register, the EBX, ECX and EDX registers, contain the cache and Translation Lookaside Buffer (TLB) descriptors. Table 3-6 shows that when bit 31 in a given register is zero, that register contains valid 8-bit descriptors. To decode descriptors, move sequentially from the most significant byte of the register down through the least significant byte of the register. Assuming bit 31 is 0, then that register contains valid cache or TLB descriptors in bits 24 through 31, bits 16 through 23, bits 8 through 15 and bits 0 through 7. Software must compare the value contained in each of the descriptor bit fields with the values found in Table 3-7 to determine the cache and TLB features of a processor.



Table 3-7 lists the current cache and TLB descriptor values and their respective characteristics. This list will be extended in the future as necessary. Between models and steppings of processors the cache and TLB information may change bit field locations, therefore it is important that software not assume fixed locations when parsing the cache and TLB descriptors.

#### **Table 3-6. Descriptor Formats**

Register bit 31	Descriptor Type	Description
1	Reserved	Reserved for future use.
0	8-bit descriptors	Descriptors point to a parameter table to identify cache characteristics. The descriptor is null if it has a 0 value.

#### **Table 3-7. Descriptor Decode Values (Sheet 1 of 3)**

Value	Cache or TLB Descriptor Description
00h	Null
01h	Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
02h	Instruction TLB: 4-MB Pages, fully associative, 2 entries
03h	Data TLB: 4-KB Pages, 4-way set associative, 64 entries
04h	Data TLB: 4-MB Pages, 4-way set associative, 8 entries
05h	Data TLB: 4-MB Pages, 4-way set associative, 32 entries
06h	1st-level instruction cache: 8-KB, 4-way set associative, 32-byte line size
08h	1st-level instruction cache: 16-KB, 4-way set associative, 32-byte line size
09h	1st-level Instruction Cache: 32-KB, 4-way set associative, 64-byte line size
0Ah	1st-level data cache: 8-KB, 2-way set associative, 32-byte line size
0Ch	1st-level data cache: 16-KB, 4-way set associative, 32-byte line size
0Dh	1st-level Data Cache: 16-KB, 4-way set associative, 64-byte line size, ECC
21h	256-KB L2 (MLC), 8-way set associative, 64-byte line size
22h	3rd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size
23h	3rd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size
25h	3rd-level cache: 2-MB, 8-way set associative, sectored cache, 64-byte line size
29h	3rd-level cache: 4-MB, 8-way set associative, sectored cache, 64-byte line size
2Ch	1st-level data cache: 32-KB, 8-way set associative, 64-byte line size
30h	1st-level instruction cache: 32-KB, 8-way set associative, 64-byte line size
39h	2nd-level cache: 128-KB, 4-way set associative, sectored cache, 64-byte line size
3Ah	2nd-level cache: 192-KB, 6-way set associative, sectored cache, 64-byte line size
3Bh	2nd-level cache: 128-KB, 2-way set associative, sectored cache, 64-byte line size
3Ch	2nd-level cache: 256-KB, 4-way set associative, sectored cache, 64-byte line size
3Dh	2nd-level cache: 384-KB, 6-way set associative, sectored cache, 64-byte line size
3Eh	2nd-level cache: 512-KB, 4-way set associative, sectored cache, 64-byte line size
40h	No 2nd-level cache or, if processor contains a valid 2nd-level cache, no 3rd-level cache
41h	2nd-level cache: 128-KB, 4-way set associative, 32-byte line size
42h	2nd-level cache: 256-KB, 4-way set associative, 32-byte line size
43h	2nd-level cache: 512-KB, 4-way set associative, 32-byte line size



# **Table 3-7. Descriptor Decode Values (Sheet 2 of 3)**

Value	Cache or TLB Descriptor Description
44h	2nd-level cache: 1-MB, 4-way set associative, 32-byte line size
45h	2nd-level cache: 2-MB, 4-way set associative, 32-byte line size
46h	3rd-level cache: 4-MB, 4-way set associative, 64-byte line size
47h	3rd-level cache: 8-MB, 8-way set associative, 64-byte line size
48h	2nd-level cache: 3-MB, 12-way set associative, 64-byte line size, unified on-die
49h	3rd-level cache: 4-MB, 16-way set associative, 64-byte line size (Intel Xeon processor MP, Family 0Fh, Model 06h) 2nd-level cache: 4-MB, 16-way set associative, 64-byte line size
4Ah	3rd-level cache: 6-MB, 12-way set associative, 64-byte line size
4Bh	3rd-level cache: 8-MB, 16-way set associative, 64-byte line size
4Ch	3rd-level cache: 12-MB, 12-way set associative, 64-byte line size
4Dh	3rd-level cache: 16-MB, 16-way set associative, 64-byte line size
4Eh	2nd-level cache: 6-MB, 24-way set associative, 64-byte line size
50h	Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 64 entries
51h	Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 128 entries
52h	Instruction TLB: 4-KB, 2-MB or 4-MB pages, fully associative, 256 entries
55h	Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries
56h	L1 Data TLB: 4-MB pages, 4-way set associative, 16 entries
57h	L1 Data TLB: 4-KB pages, 4-way set associative, 16 entries
5Ah	Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries
5Bh	Data TLB: 4-KB or 4-MB pages, fully associative, 64 entries
5Ch	Data TLB: 4-KB or 4-MB pages, fully associative, 128 entries
5Dh	Data TLB: 4-KB or 4-MB pages, fully associative, 256 entries
60h	1st-level data cache: 16-KB, 8-way set associative, sectored cache, 64-byte line size
66h	1st-level data cache: 8-KB, 4-way set associative, sectored cache, 64-byte line size
67h	1st-level data cache: 16-KB, 4-way set associative, sectored cache, 64-byte line size
68h	1st-level data cache: 32-KB, 4 way set associative, sectored cache, 64-byte line size
70h	Trace cache: 12K-uops, 8-way set associative
71h	Trace cache: 16K-uops, 8-way set associative
72h	Trace cache: 32K-uops, 8-way set associative
73h	Trace cache: 64K-uops, 8-way set associative
78h	2nd-level cache: 1-MB, 4-way set associative, 64-byte line size
79h	2nd-level cache: 128-KB, 8-way set associative, sectored cache, 64-byte line size
7Ah	2nd-level cache: 256-KB, 8-way set associative, sectored cache, 64-byte line size
7Bh	2nd-level cache: 512-KB, 8-way set associative, sectored cache, 64-byte line size
7Ch	2nd-level cache: 1-MB, 8-way set associative, sectored cache, 64-byte line size
7Dh	2nd-level cache: 2-MB, 8-way set associative, 64-byte line size
7Fh	2nd-level cache: 512-KB, 2-way set associative, 64-byte line size
82h	2nd-level cache: 256-KB, 8-way set associative, 32-byte line size
83h	2nd-level cache: 512-KB, 8-way set associative, 32-byte line size
84h	2nd-level cache: 1-MB, 8-way set associative, 32-byte line size
85h	2nd-level cache: 2-MB, 8-way set associative, 32-byte line size



#### **Table 3-7. Descriptor Decode Values (Sheet 3 of 3)**

Value	Cache or TLB Descriptor Description
86h	2nd-level cache: 512-KB, 4-way set associative, 64-byte line size
87h	2nd-level cache: 1-MB, 8-way set associative, 64-byte line size
B0h	Instruction TLB: 4-KB Pages, 4-way set associative, 128 entries
B1h	Instruction TLB: 2-MB pages, 4-way, 8 entries or 4M pages, 4-way, 4 entries
B2h	Instruction TLB: 4-KB pages, 4-way set associative, 64 entries
B3h	Data TLB: 4-KB Pages, 4-way set associative, 128 entries
B4h	Data TLB: 4-KB Pages, 4-way set associative, 256 entries
CAh	Shared 2nd-level TLB: 4 KB pages, 4-way set associative, 512 entries
D0h	512KB L3 Cache, 4-way set associative, 64-byte line size
D1h	1-MB L3 Cache, 4-way set associative, 64-byte line size
D2h	2-MB L3 Cache, 4-way set associative, 64-byte line size
D6h	1-MB L3 Cache, 8-way set associative, 64-byte line size
D7h	2-MB L3 Cache, 8-way set associative, 64-byte line size
D8h	4-MB L3 Cache, 8-way set associative, 64-byte line size
DCh	1.5-MB L3 Cache, 12-way set associative, 64-byte line size
DDh	3-MB L3 Cache, 12-way set associative, 64-byte line size
DEh	6-MB L3 Cache, 12-way set associative, 64-byte line size
E2h	2-MB L3 Cache, 16-way set associative, 64-byte line size
E3h	4-MB L3 Cache, 16-way set associative, 64-byte line size
E4h	8-MB L3 Cache, 16-way set associative, 64-byte line size
EAh	12-MB L3 Cache, 24-way set associative, 64-byte line size
EBh	18-MB L3 Cache, 24-way set associative, 64-byte line size
ECh	24-MB L3 Cache, 24-way set associative, 64-byte line size
F0h	64-byte Prefetching
F1h	128-byte Prefetching

#### **3.1.3.1** Intel® Core™ i7 Processor, Model 1Ah Output Example

The Core i7 processor, model 1Ah returns the values shown in Table 3-8. Since the value of AL=1, it is valid to interpret the remainder of the registers. Table 3-8 also shows the MSB (bit 31) of all the registers are 0 which indicates that each register contains valid 8-bit descriptor.

#### Table 3-8. Intel® Core™ i7 Processor, Model 1Ah with 8-MB L3 Cache CPUID (EAX=2)

	31	23	15	7 0
EAX	55h	03h	5Ah	01h
EBX	00h	F0h	B2h	E4h
ECX	00h	00h	00h	00h
EDX	09h	CAh	21h	2Ch

The register values in Table 3-8 show that this Core i7 processor has the following cache and TLB characteristics:

- (55h) Instruction TLB: 2-MB or 4-MB pages, fully associative, 7 entries
- (03h) Data TLB: 4-KB Pages, 4-way set associative, 64 entries



- (5Ah) Data TLB0: 2-MB or 4-MB pages, 4-way associative, 32 entries
- (01h) Instruction TLB: 4-KB Pages, 4-way set associative, 32 entries
- (F0h) 64-byte Prefetching
- (B2h) Instruction TLB: 4-KB pages, 4-way set associative, 64 entries
- (E4h) 8-MB L3 Cache, 16-way set associative, 64-byte line size
- (09h) 1st-level Instruction Cache: 32-KB, 4-way set associative, 64-byte line size
- (CAh) Shared 2nd-level TLB: 4-KB pages, 4-way set associative, 512 entries
- (21h) 256KB L2 (MLC), 8-way set associative, 64-byte line size
- (2Ch) 1st-level data cache: 32-KB, 8-way set associative, 64-byte line size

### 3.1.4 Processor Serial Number (Function 3)

Processor serial number (PSN) is available in Pentium III processor only. The value in this register is reserved in the Pentium 4 processor or later. On all models, use the PSN flag (returned using CPUID) to check for PSN support before accessing the feature. Refer to Section 4 for more details.

#### 3.1.5 Deterministic Cache Parameters (Function 4)

When EAX is initialized to a value of 4, the CPUID instruction returns deterministic cache information in the EAX, EBX, ECX and EDX registers. This function requires ECX be initialized with an index which indicates which cache to return information about. The OS is expected to call this function (CPUID.4) with ECX = 0, 1, 2, until EAX[4:0] == 0, indicating no more caches. The order in which the caches are returned is not specified and may change at Intel's discretion.

Note:

The BIOS will use this function to determine the number of cores implemented in a specific physical processor package. To do this the BIOS must initially set the EAX register to 4 and the ECX register to 0 prior to executing the CPUID instruction. After executing the CPUID instruction, (EAX[31:26] + 1) contains the number of cores.

#### **Table 3-9.** Deterministic Cache Parameters (Sheet 1 of 2)

Register Bits	Description
EAX[31:26]	Maximum number of processor cores per package. Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EAX[25:14]	Maximum number of threads sharing this cache. Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EAX[13:10]	Reserved.
EAX[09]	Fully Associative Cache
EAX[08]	Self Initializing cache level
EAX[07:05]	Cache Level (Starts at 1)
EAX[4:0]	Cache Type 0 = Null, no more caches 1 = Data Cache 2 = Instruction Cache 3 = Unified Cache 4-31 = Reserved
EBX[31:22]	Ways of Associativity Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.



#### Table 3-9. Deterministic Cache Parameters (Sheet 2 of 2)

Register Bits	Description
EBX[21:12]	Physical Line partitions Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EBX[11:0]	System Coherency Line Size Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
ECX[31:0]	Number of Sets Encoded with a "plus 1" encoding. Add one to the value in the register field to get the number.
EDX[31:2]	Reserved
EDX[1]	Cache is inclusive to lower cache levels.  A value of `0' means that WBINVD/INVD from any thread sharing this cache acts upon all lower caches for threads sharing this cache. A value of `1' means that WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads sharing this cache.
EDX[0]	WBINVD/INVD behavior on lower level caches. A value of `0' means WBINVD/INVD from any thread sharing this cache acts upon all lower level caches for threads sharing this cache; A value of `1' means WBINVD/INVD is not guaranteed to act upon lower level caches of non-originating threads.

#### **Equation 3-4. Calculating the Cache Size**

```
Cache Size in Bytes = (Ways +1) \times (Partitions +1) \times (Line Size +1) \times (Sets +1) = (EBX[31:22] +1) \times (EBX[21:12] +1) \times (EBX[11:0] +1 \times (ECX + 1)
```

#### **3.1.5.1** Cache Sharing Among Cores and Threads

The multi-core and threads fields give information about cache sharing. By comparing the following three numbers:

- 1. Number of logical processors per physical processor package (CPUID.1.EBX[23:16])
- 2. Number of cores per physical package (CPUID.4.EAX[31:26] + 1)
- 3. Total number of threads serviced by this cache (CPUID.4.EAX[25:14] + 1)

Software can determine whether this cache is shared between cores, or specific to one core, or even specific to one thread or a subset of threads. This feature is very important with regard to logical processors since it is a means of differentiating a Hyper-Threading technology processor from a multi-core processor or a multi-core processor with Hyper-Threading Technology. Note that the sharing information was not available using the cache descriptors returned by CPUID function 2. Refer to section 7.10.3 of the Intel@ 64 and IA-32 Software Developer's Manual, Volume 3A: System Programming Guide.



# 3.1.6 MONITOR / MWAIT Parameters (Function 5)

When EAX is initialized to a value of 5, the CPUID instruction returns MONITOR / MWAIT parameters in the EAX, EBX, ECX and EDX registers if the MONITOR and MWAIT instructions are supported by the processor.

#### Table 3-10. MONITOR / MWAIT Parameters

Register Bits	Description
EAX[31:16]	Reserved.
EAX[15:0]	Smallest monitor line size in bytes.
EBX[31:16]	Reserved.
EBX[15:0]	Largest monitor line size in bytes.
ECX[31:2]	Reserved
ECX[1]	Support for treating interrupts as break-events for MWAIT.
ECX[0]	MONITOR / MWAIT Extensions supported
EDX[31:20]	Reserved
EDX[19:16]	Number of C7 sub-states supported using MONITOR / MWAIT* Number of C4 sub-states supported using MONITOR / MWAIT†
EDX[15:12]	Number of C6 sub-states supported using MONITOR / MWAIT‡ Number of C3 sub-states supported using MONITOR / MWAIT§
EDX[11:8]	Number of C2 sub-states supported using MONITOR / MWAIT**
EDX[7:4]	Number of C1 sub-states supported using MONITOR / MWAIT
EDX[3:0]	Number of C0 sub-states supported using MONITOR / MWAIT

#### Notes:

- \* EDX[19:16] C7 sub-states supported on Core i7 and subsequent processors
- † EDX[19:16] C4 sub-states supported on processors prior to the Core i7 generation
- ‡ EDX[15:12] C6 sub-states supported on Core i7 and subsequent processors
- § EDX[15:12] C3 sub-states supported on Core i7 and prior generation processors

# 3.1.7 Digital Thermal Sensor and Power Management Parameters (Function 6)

When EAX is initialized to a value of 6, the CPUID instruction returns Digital Thermal Sensor and Power Management parameters in the EAX, EBX, ECX and EDX registers.

Table 3-11. Digital Sensor and Power Management Parameters

Register Bits	Description	
EAX[31:2]	Reserved	
EAX[1]	Intel® Turbo Boost Technology	
EAX[0]	Digital Thermal Sensor Capability	
EBX[31:4]	Reserved	
EBX[3:0]	Number of Interrupt Thresholds	
EBX[31:1]	Reserved	
ECX[0]	Hardware Coordination Feedback Capability (Presence of IA32_APERF, IA32_MPERF MSRs)	
EDX[31:0]	Reserved	

<sup>\*\*</sup> EDX[11:8] C2 sub-states supported on processors prior to the Core i7 generation



# 3.1.8 Reserved (Function 7)

This function is reserved.

# 3.1.9 Reserved (Function 8)

This function is reserved.

### 3.1.10 Direct Cache Access (DCA) Parameters (Function 9)

When EAX is initialized to a value of 9, the CPUID instruction returns DCA information in the EAX, EBX, ECX and EDX registers.

#### Table 3-12. DCA Parameters

Register Bits	Description
EAX[31:0]	Value of PLATFORM_DCA_CAP MSR Bits [31:0] (Offset 1F8h)
EBX[31:0]	Reserved
ECX[31:0]	Reserved
EDX[31:0]	Reserved

# **3.1.11** Architectural Performance Monitor Features (Function 0Ah)

When CPUID executes with EAX set to 0Ah, the processor returns information about support for architectural performance monitoring capabilities. Architectural performance monitoring is supported if the version ID is greater than Pn 0. See Table 3-13 below.

For each version of architectural performance monitoring capability, software must enumerate this leaf to discover the programming facilities and the architectural performance events available in the processor. The details are described in Chapter 18, "Debugging and Performance Monitoring," in the *Intel*® *64 and IA-32 Architectures Software Developer's Manual, Volume 3B.* 

#### **Table 3-13. Performance Monitor Features (Sheet 1 of 2)**

Register Bits	Description
EAX[31:24]	Number of arch events supported per logical processor
EAX[23:16]	Number of bits per programmable counter (width)
EAX[15:8]	Number of counters per logical processor
EAX[7:0]	Architectural PerfMon Version
EBX[31:7]	Reserved
EBX[6]	Branch Mispredicts Retired 0 = supported
EBX[5]	Branch Instructions Retired 0 = supported
EBX[4]	Last Level Cache Misses 0 = supported
EBX[3]	Last Level Cache References 0 = supported
EBX[2]	EBX[2] Reference Cycles 0 = supported
EBX[1]	Instructions Retired 0 = supported
EBX[0]	Core Cycles 0 = supported
ECX[31:0]	Reserved



#### **Table 3-13. Performance Monitor Features (Sheet 2 of 2)**

Register Bits	Description
EDX[31:13]	Reserved
EDX[12:5]	Number of Bits in the Fixed Counters (width)
EDX[4:0]	Number of Fixed Counters

# 3.1.12 x2APIC Features / Processor Topology (Function 0Bh)

When EAX is initialized to a value of 0Bh, the CPUID instruction returns core/logical processor topology information in EAX, EBX, ECX, and EDX registers. This function requires ECX be initialized with an index which indicates which core or logical processor level to return information about. The BIOS or OS is expected to call this function (CPUID.EAX=0Bh) with ECX = 0, 1, 2, until EAX=0 and EBX=0, indicating no more levels. The order in which the processor topology levels are returned is specific since each level reports some cumulative data and thus some information is dependent on information retrieved from a previous level.

#### Table 3-14. Core / Logical Processor Topology Overview

Register Bits	Description
EAX[31:5]	Reserved
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID.  Note: All logical processors with same topology ID map to same core or package at this level.
EBX[31:16]	Reserved
EBX[15:0]	Number of factory-configured logical processors at this level.  This value does NOT change based on Intel HT Technology disable and core disables.
ECX[31:16]	Reserved
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)
ECX[7:0]	Level number (same as ECX input)
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID

BIOS is expected to iterate through the core / logical processor hierarchy using CPUID Function Bh with ECX using input values from 0-N. In turn, the CPUID function Bh provides topology information in terms of levels. Level 0 is lowest level (reserved for thread), level 1 is core, and the last level is package. All logical processors with same topology ID map to same core/package at this level.

BIOS enumeration occurs via iterative CPUID calls with input of level numbers in ECX starting from 0 and incrementing by 1. BIOS should continue until EAX = EBX = 0 returned indicating no more levels are available (refer to Table 3-17). CPUID Function Bh with ECX=0 provides topology information for the thread level (refer to Table 3-15). And CPUID Function Bh with ECX=1 provides topology information for the Core level (refer to Table 3-16). Note that at each level, all logical processors with same topology ID map to same core or package which is specified for that level.



#### Table 3-15. Thread Level Processor Topology (CPUID Function 0Bh with ECX=0)

Register Bits	Description	Value with ECX=0 as Input
EAX[31:5]	Reserved	
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID.  Note: All logical processors with same topology ID map to same core at this level.	1
EBX[31:16]	Reserved	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	1-2 (see Note 1)
ECX[31:16]	Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)	1
ECX[7:0]	Level number (same as ECX input)	0
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	Varies

#### Note:

#### Table 3-16. Core Level Processor Topology (CPUID Function 0Bh with ECX=1)

Register Bits	Description	Value with ECX=1 as Input
EAX[31:5]	Reserved	
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID.  Note: All logical processors with same topology ID map to same package at this level.	4 5 – Nehalem-EX
EBX[31:16]	Reserved	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	1-8 (see Note 1)
ECX[31:16]	Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)	2
ECX[7:0]	Level number (same as ECX input)	1
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	Varies

#### Note:

 One logical processor per core if Intel HT Technology is factory-configured as disabled and two logical processors per core if Intel HT Technology is factory-configured as enabled.

# Table 3-17. Core Level Processor Topology (CPUID Function 0Bh with ECX>=2) (Sheet 1 of 2)

Register Bits	Description	Value with ECX>=2 as Input
EAX[31:5]	Reserved	
EAX[4:0]	Number of bits to shift right APIC ID to get next level APIC ID. Note: All logical processors with same topology ID map to same package at this level.	0 (see Note 1)
EBX[31:16]	Reserved	
EBX[15:0]	Number of factory-configured logical processors at this level. This value does NOT change based on Intel HT Technology disable and core disables.	0 (see Note 1)

One logical processor per core if Intel HT Technology is factory-configured as disabled and two logical processors per core if Intel HT Technology is factory-configured as enabled.



# Table 3-17. Core Level Processor Topology (CPUID Function 0Bh with ECX>=2) (Sheet 2 of 2)

Register Bits	Description	Value with ECX>=2 as Input
ECX[31:16]	Reserved	
ECX[15:8]	Level Type (0=Invalid, 1=Thread, 2=Core)	0
ECX[7:0]	Level number (same as ECX input)	Varies (same as ECX input value)
EDX[31:0]	Extended APIC ID Lower 8 bits identical to the legacy APIC ID	Varies

#### Note:

### 3.1.13 Reserved (Function 0Ch)

This function is reserved.

### 3.1.14 XSAVE Features (Function 0Dh)

When EAX is initialized to a value of 0Dh and ECX is initialized to a value of 0 (EAX=0Dh AND ECX =0h), the CPUID instruction returns the Processor Extended State Enumeration in the EAX, EBX, ECX and EDX registers.

**Note:** An initial value greater than '0' in ECX is invalid, therefore, EAX/EBX/ECX/EDX return 0.

#### Table 3-18. Processor Extended State Enumeration

Register Bits	Description
EAX[31:0]	Reports the valid bit fields of the lower 32 bits of the XFEATURE_ENABLED_MASK register (XCR0). If a bit is 0, the corresponding bit field in XCR0 is reserved.
EBX[31:0]	Maximum size (bytes) required by enabled features in XFEATURE_ENABLED_MASK (XCR0). May be different than ECX when features at the end of the save area are not enabled.
ECX[31:0]	Maximum size (bytes) of the XSAVE/XRSTOR save area required by all supported features in the processor, i.e all the valid bit fields in XFEATURE_ENABLED_MASK. This includes the size needed for the XSAVE.HEADER.
EDX[31:0]	Reports the valid bit fields of the upper 32 bits of the XFEATURE_ENABLED_MASK register (XCR0). If a bit is 0, the corresponding bit field in XCR0 is reserved.

# 3.2 Extended CPUID Functions

# 3.2.1 Largest Extended Function # (Function 8000\_0000h)

When EAX is initialized to a value of 8000\_0000h, the CPUID instruction returns the largest extended function number supported by the processor in register EAX.

#### **Table 3-19. Largest Extended Function**

	31	23	15	70	
EAX[31:0]	Largest extended function number supported				
EBX[31:0]	Reserved				
EDX[31:0]	Reserved				
ECX[31:0]	Reserved				

One logical processor per core if Intel HT Technology is factory-configured as disabled and two logical processors per core if Intel HT Technology is factory-configured as enabled.



# 3.2.2 Extended Feature Bits (Function 8000\_0001h)

When the EAX register contains a value of 80000001h, the CPUID instruction loads the EDX register with the extended feature flags. The feature flags (when a Flag = 1) indicate what extended features the processor supports. Table 3-4 lists the currently defined extended feature flag values.

For future processors, refer to the programmer's reference manual, user's manual, or the appropriate documentation for the latest extended feature flag values.

Note:

By using CPUID feature flags to determine processor features, software can detect and avoid incompatibilities introduced by the addition or removal of processor features.

Figure 3-4. Extended Feature Flag Values Reported in the EDX Register

Bit	Name	Description when Flag = 1	Comments
10:0		Reserved	Do not count on their value.
11	SYSCALL	SYSCALL/SYSRET	The processor supports the SYSCALL and SYSRET instructions.
19:12		Reserved	Do not count on their value.
20	XD Bit	Execution Disable Bit	The processor supports the XD Bit when PAE mode paging is enabled.
28:21		Reserved	Do not count on their value.
29	Intel® 64	Intel® 64 Instruction Set Architecture	The processor supports Intel® 64 Architecture extensions to the IA-32 Architecture. For additional information refer to http://developer.intel.com/technology/architecture-silicon/intel64/index.htm
31:30		Reserved	Do not count on their value.

#### Table 3-20. Extended Feature Flag Values Reported in the ECX Register

Bit	Name	Description when Flag = 1	Comments
0	LAHF	LAHF / SAHF	A value of 1 indicates the LAHF and SAHF instructions are available when the IA-32e mode is enabled and the processor is operating in the 64-bit sub-mode.
31:1		Reserved	Do not count on their value

# 3.2.3 Processor Name / Brand String (Function 8000\_0002h, 8000\_0003h, 8000\_0004h)

Functions 8000\_0002h, 8000\_0003h, and 8000\_0004h each return up to 16 ASCII bytes of the processor name in the EAX, EBX, ECX, and EDX registers. The processor name is constructed by concatenating each 16-byte ASCII string returned by the three functions. The processor name is right justified with leading space characters. It is returned in little-endian format and NULL terminated. The processor name can be a maximum of 48 bytes including the NULL terminator character. In addition to the processor name, these functions return the maximum supported speed of the processor in ASCII.



#### 3.2.3.1 **Building the Processor Name**

BIOS must reserve enough space in a byte array to concatenate the three 16 byte ASCII strings that comprise the processor name. BIOS must execute each function in sequence. After sequentially executing each CPUID Brand String function, BIOS must concatenate EAX, EBX, ECX, and EDX to create the resulting Processor Brand String.

#### **Example 3-1. Building the Processor Brand String**

```
DB 48 dup(0)
Processor Name
      MOV
             EAX, 80000000h
      CPUID
      CMP
             EAX, 80000004h
                                         ; Check if extended
                                         ; functions are
                                         ; supported
      JB Not_Supported
      MOV
             EAX, 80000002h
      MOV
             DI, OFFSET Processor_Name
      CPUID
                                         ; Get the first 16
                                         ; bytes of the
                                         ; processor name
             Save String
      CALL
      MOV
             EAX, 80000003h
      CPUID
                                         ; Get the second 16
                                         ; bytes of the
                                         ; processor name
      CALL
             Save String
      MOV
             EAX, 80000004h
      CPUID
                                         ; Get the last 16
                                         ; bytes of the
                                         ; processor name
      CALL
             Save String
Not_Supported
      RET
Save String:
             Dword Ptr[DI], EAX
      MOV
             Dword Ptr [DI+4], EBX
      MOV
             Dword Ptr [DI+8], ECX
      MOV
             Dword Ptr [DI+12], EDX
      MOV
      ADD
             DI, 16
      RET
```

#### 3.2.3.2 Displaying the Processor Brand String

The processor name may be a right justified string padded with leading space characters. When displaying the processor name string, the display software must skip the leading space characters and discontinue printing characters when the NULL character is encountered.



#### **Example 3-2.Displaying the Processor Brand String**

```
CLD
      MOV
             SI, OFFSET Processor Name
                                        ; Point SI to the
                                         ; name string
Spaces:
      LODSB
            AL, ' '
      CMP
                                        ; Skip leading space chars
      JE Spaces
                                        ; Exit if NULL byte
      CMP
            AL, 0
                                        ; encounterd
      JE Done
Display Char:
      CALL Display_Character
                                        ; Put a char on the
                                        ; output device
      LODSB
                                        ; Exit if NULL byte
      CMP
           AL, 0
                                        ; encountered
      JNE Display_Char
Done:
```

### **3.2.4 Reserved (Function 8000\_0005h)**

This function is reserved.

## 3.2.5 Extended L2 Cache Features (Function 8000\_0006h)

Functions 8000\_0006h returns details of the L2 cache in the ECX register. The details returned are the line size, associativity, and the cache size described in 1024-byte units (see Table 3-5).

### Figure 3-5. L2 Cache Details

Register Bits	Description	
EAX[31:0]	Reserved	
EBX[31:0]	Reserved	
ECX[31:16]	L2 Cache size described in 1024-byte units.	
ECX[15:12]	L2 Cache Associativity  Encodings 00h Disabled 01h Direct mapped 02h 2-Way 04h 4-Way 06h 8-Way 08h 16-Way 0Fh Fully associative	
ECX[11:8]	Reserved	
ECX[7:0]	L2 Cache Line Size in bytes.	
EDX[31:0]	Reserved	



### 3.2.6 Advanced Power Management (Function 8000\_0007h)

In the Core i7 and future processor generations, the TSC will continue to run in the deepest C-states. Therefore, the TSC will run at a constant rate in all ACPI P-, C-. and T-states. Support for this feature is indicated by CPUID.0x8000\_0007.EDX[8]. On processors with invariant TSC support, the OS may use the TSC for wall clock timer services (instead of ACPI or HPET timers). TSC reads are much more efficient and do not incur the overhead associated with a ring transition or access to a platform resource.

**Table 3-21. Power Management Details** 

Register Bits	Description	
EAX[31:0]	Reserved	
EBX[31:0]	Reserved	
ECX[31:0]	Reserved	
EDX[31:9]	Reserved	
EDX[8]	TSC Invariance (1 = Available, 0 = Not available) TSC will run at a constant rate in all ACPI P-states, C-states and T-states.	
EDX[7:0]	Reserved	

### 3.2.7 Virtual and Physical address Sizes (Function 8000\_0008h)

On the Core Solo, Core Duo, Core2 Duo processor families, when EAX is initialized to a value of 8000\_0008h, the CPUID instruction will return the supported virtual and physical address sizes in EAX. Values in other general registers are reserved. This information is useful for BIOS to determine processor support for Intel® 64 Instruction Set Architecture (Intel® 64).

If this function is supported, the Physical Address Size returned in EAX[7:0] should be used to determine the number of bits to configure MTRRn\_PhysMask values with. Software must determine the MTRR PhysMask for each execution thread based on this function and not assume all execution threads in a platform have the same number of physical address bits.

Table 3-22. Virtual and Physical Address Size Definitions

Register Bits	Description	
EAX[31:16]	Reserved	
EAX[15:8]	/irtual Address Size: Number of address bits supported by the processor for a virtual address.	
EAX[7:0]	Physical Address Size: Number of address bits supported by the processor for a physical address.	
EBX[31:0]	Reserved	
ECX[31:0]	Reserved	
EDX[31:0]	Reserved	

§

#### **Output of the CPUID Instruction**





## 4 Processor Serial Number

The processor serial number extends the concept of processor identification. Processor serial number is a 96-bit number accessible through the CPUID instruction. Processor serial number can be used by applications to identify a processor, and by extension, its system.

The processor serial number creates a software accessible identity for an individual processor. The processor serial number, combined with other qualifiers, could be applied to user identification. Applications include membership authentication, data backup/restore protection, removable storage data protection, managed access to files, or to confirm document exchange between appropriate users.

Processor serial number is another tool for use in asset management, product tracking, remote systems load and configuration, or to aid in boot-up configuration. In the case of system service, processor serial number could be used to differentiate users during help desk access, or track error reporting. Processor serial number provides an identifier for the processor, but should not be assumed to be unique in itself. There are potential modes in which erroneous processor serial numbers may be reported. For example, in the event a processor is operated outside its recommended operating specifications, (e.g., voltage, frequency, etc.) the processor serial number may not be correctly read from the processor. Improper BIOS or software operations could yield an inaccurate processor serial number. These events could lead to possible erroneous or duplicate processor serial numbers being reported. System manufacturers can strengthen the robustness of the feature by including redundancy features, or other fault tolerant methods.

Processor serial number used as a qualifier for another independent number could be used to create an electrically accessible number that is likely to be distinct. Processor serial number is one building block useful for the purpose of enabling the trusted, connected PC.

### 4.1 Presence of Processor Serial Number

To determine if the processor serial number feature is supported, the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

MOV EAX, 01H CPUID

After execution of the CPUID instruction, the ECX and EDX register contains the Feature Flags. If the PSN Feature Flags, (EDX register, bit 18) equals "1", the processor serial number feature is supported, and enabled. If the PSN Feature Flags equals "0", the processor serial number feature is either not supported, or disabled in a Pentium III processor.



## 4.2 Forming the 96-bit Processor Serial Number

The 96-bit processor serial number is the concatenation of three 32-bit entities.

To access the most significant 32-bits of the processor serial number the program should set the EAX register parameter value to "1" and then execute the CPUID instruction as follows:

```
MOV EAX, 01H
CPUID
```

After execution of the CPUID instruction, the EAX register contains the Processor Signature. The Processor Signature comprises the most significant 32-bits of the processor serial number. The value in EAX should be saved prior to gathering the remaining 64-bits of the processor serial number.

To access the remaining 64-bits of the processor serial number the program should set the EAX register parameter value to "3" and then execute the CPUID instruction as follows:

```
MOV EAX, 03H
CPUID
```

After execution of the CPUID instruction, the EDX register contains the middle 32-bits, and the ECX register contains the least significant 32-bits of the processor serial number. Software may then concatenate the saved Processor Signature, EDX, and ECX before returning the complete 96-bit processor serial number.

Processor serial number should be displayed as 6 groups of 4 hex nibbles (e.g. XXXX-XXXX-XXXX-XXXX-XXXX where X represents a hex digit). Alpha hex characters should be displayed as capital letters.

§



## 5 Brand ID and Brand String

### 5.1 Brand ID

Beginning with the Pentium III processors, model 8, the Pentium III Xeon processors, model 8, and Celeron processor, model 8, the concept of processor identification is further extended with the addition of Brand ID. Brand ID is an 8-bit number accessible through the CPUID instruction. Brand ID may be used by applications to assist in identifying the processor.

Processors that implement the Brand ID feature return the Brand ID in bits 7 through 0 of the EBX register when the CPUID instruction is executed with EAX=1 (see Table 5-1). Processors that do not support the feature return a value of 0 in EBX bits 7 through 0.

To differentiate previous models of the Pentium II processor, Pentium II Xeon processor, Celeron processor, Pentium III processor and Pentium III Xeon processor, application software relied on the L2 cache descriptors. In certain cases, the results were ambiguous. For example, software could not accurately differentiate a Pentium II processor from a Pentium II Xeon processor with a 512-KB L2 cache. Brand ID eliminates this ambiguity by providing a software-accessible value unique to each processor brand. Table 5-1 shows the values defined for each processor.

Table 5-1. Brand ID (EAX=1) Return Values in EBX (Bits 7 through 9) (Sheet 1 of 2)

Value	Description		
00h	Unsupported		
01h	Intel® Celeron® processor		
02h	Intel® Pentium® III processor		
03h	Intel® Pentium® III Xeon® processor If processor signature = 000006B1h, then "Intel® Celeron® processor"		
04h	Intel® Pentium® III processor		
06h	Mobile Intel® Pentium® III Processor-M		
07h	Mobile Intel® Celeron® processor		
08h	Intel® Pentium® 4 processor If processor signature is >=00000F13h, then "Intel® Genuine processor"		
09h	Intel® Pentium® 4 processor		
0Ah	Intel® Celeron® Processor		
0Bh	Intel® Xeon® processor If processor signature is <00000F13h, then "Intel® Xeon® processor MP"		
0Ch	Intel® Xeon® processor MP		
0Eh	Mobile Intel® Pentium® 4 processor–M If processor signature is <00000F13h, then "Intel® Xeon® processor"		
0Fh	Mobile Intel® Celeron® processor		
11h	Mobile Genuine Intel® processor		
12h	Intel® Celeron® M processor		
13h	Mobile Intel® Celeron® processor		
14h	Intel® Celeron® Processor		
15h	Mobile Genuine Intel® processor		



#### Table 5-1. Brand ID (EAX=1) Return Values in EBX (Bits 7 through 9) (Sheet 2 of 2)

Value	Description	
16h	Intel® Pentium® M processor	
17h	Mobile Intel® Celeron® processor	
All other values	Reserved	

### **5.2** Brand String

The Brand string is an extension to the CPUID instruction implemented in some Intel IA-32 processors, including the Pentium 4 processor. Using the brand string feature, future IA-32 architecture based processors will return their ASCII brand identification string and maximum operating frequency via an extended CPUID instruction. Note that the frequency returned is the maximum operating frequency that the processor has been qualified for and not the current operating frequency of the processor.

When CPUID is executed with EAX set to the values listed in Table 5-2, the processor will return an ASCII brand string in the general-purpose registers as detailed in this document.

The brand/frequency string is defined to be 48 characters long, 47 bytes will contain characters and the 48th byte is defined to be NULL (0). A processor may return less than the 47 ASCII characters as long as the string is null terminated and the processor returns valid data when CPUID is executed with EAX = 80000002h, 80000003h and 80000004h.

To determine if the brand string is supported on a processor, software must follow the steps below:

- 1. Execute the CPUID instruction with EAX=80000000h
- 2. If ((returned value in EAX) > 80000000h) then the processor supports the extended CPUID functions and EAX contains the largest extended function supported.
- 3. The processor brand string feature is supported if EAX >= 80000004h

#### Table 5-2. Processor Brand String Feature

EAX Input Value	Function	Return Value
80000000h	Largest Extended Function Supported	EAX=Largest supported extended function number, EBX = ECX = EDX = Reserved
80000001h	Extended Processor Signature and Extended Feature Bits	EDX and ECX contain Extended Feature Flags EAX = EBX = Reserved
80000002h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string
80000003h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string
80000004h	Processor Brand String	EAX, EBX, ECX, EDX contain ASCII brand string





## **6** Usage Guidelines

This document presents Intel-recommended feature-detection methods. Software should not try to identify features by exploiting programming tricks, undocumented features, or otherwise deviating from the guidelines presented in this application note.

The following guidelines are intended to help programmers maintain the widest range of compatibility for their software.

- Do not depend on the absence of an invalid opcode trap on the CPUID opcode to detect the CPUID instruction. Do not depend on the absence of an invalid opcode trap on the PUSHFD opcode to detect a 32-bit processor. Test the ID flag, as described in Section 2 and shown in Section 7.
- Do not assume that a given family or model has any specific feature. For example, do not assume the family value 5 (Pentium processor) means there is a floating-point unit on-chip. Use the feature flags for this determination.
- Do not assume processors with higher family or model numbers have all the features of a processor with a lower family or model number. For example, a processor with a family value of 6 (P6 family processor) may not necessarily have all the features of a processor with a family value of 5.
- Do not assume that the features in the OverDrive processors are the same as those in the OEM version of the processor. Internal caches and instruction execution might vary.
- Do not use undocumented features of a processor to identify steppings or features. For example, the Intel386 processor A-step had bit instructions that were withdrawn with the B-step. Some software attempted to execute these instructions and depended on the invalid-opcode exception as a signal that it was not running on the A-step part. The software failed to work correctly when the Intel486 processor used the same opcodes for different instructions. The software should have used the stepping information in the processor signature.
- Test feature flags individually and do not make assumptions about undefined bits. For example, it would be a mistake to test the FPU bit by comparing the feature register to a binary 1 with a compare instruction.
- Do not assume the clock of a given family or model runs at a specific frequency, and
  do not write processor speed-dependent code, such as timing loops. For instance, an
  OverDrive Processor could operate at a higher internal frequency and still report the
  same family and/or model. Instead, use a combination of the system's timers to
  measure elapsed time and the Time-Stamp Counter (TSC) to measure processor core
  clocks to allow direct calibration of the processor core. See Section 10 and Example 6
  for details.
- Processor model-specific registers may differ among processors, including in various models of the Pentium processor. Do not use these registers unless identified for the installed processor. This is particularly important for systems upgradeable with an OverDrive processor. Only use Model Specific registers that are defined in the BIOS writers guide for that processor.
- Do not rely on the result of the CPUID algorithm when executed in virtual 8086 mode.
- Do not assume any ordering of model and/or stepping numbers. They are assigned arbitrarily.



- Do not assume processor serial number is a unique number without further qualifiers.
- Display processor serial number as 6 groups of 4 hex nibbles (e.g. XXXX-XXXX-XXXX-XXXX-XXXX where X represents a hex digit).
- Display alpha hex characters as capital letters.
- A zero in the lower 64 bits of the processor serial number indicate the processor serial number is invalid, not supported, or disabled on this processor.





# 7 Proper Identification Sequence

To identify the processor using the CPUID instructions, software should follow the following steps.

- 1. Determine if the CPUID instruction is supported by modifying the ID flag in the EFLAGS register. If the ID flag cannot be modified, the processor cannot be identified using the CPUID instruction.
- 2. Execute the CPUID instruction with EAX equal to 80000000h. CPUID function 80000000h is used to determine if Brand String is supported. If the CPUID function 80000000h returns a value in EAX greater than or equal to 80000004h the Brand String feature is supported and software should use CPUID functions 80000002h through 80000004h to identify the processor.
- 3. If the Brand String feature is not supported, execute CPUID with EAX equal to 1. CPUID function 1 returns the processor signature in the EAX register, and the Brand ID in the EBX register bits 0 through 7. If the EBX register bits 0 through 7 contain a non-zero value, the Brand ID is supported. Software should scan the list of Brand IDs (see Table 5-1) to identify the processor.
- 4. If the Brand ID feature is not supported, software should use the processor signature (see Table 3-2 and Table 3-3) in conjunction with the cache descriptors (see Section 3.1.3) to identify the processor.


The cpuid3a.asm program example demonstrates the correct use of the CPUID instruction. It also shows how to identify earlier processor generations that do not implement the Brand String, Brand ID, processor signature or CPUID instruction (see Figure 7-1). This program example contains the following two procedures:

- get\_cpu\_type identifies the processor type. Figure 7-1 illustrates the flow of this procedure.
- get\_fpu\_type determines the type of floating-point unit (FPU) or math coprocessor (MCP).

This assembly language program example is suitable for inclusion in a run-time library, or as system calls in operating systems.



Figure 7-1. Flow of Processor get\_cpu\_type Procedure



§



## 8 Denormals Are Zero

With the introduction of the SSE2 extensions, some Intel Architecture processors have the ability to convert SSE and SSE2 source operand denormal numbers to zero. This feature is referred to as Denormals-Are-Zero (DAZ). The DAZ mode is not compatible with IEEE Standard 754. The DAZ mode is provided to improve processor performance for applications such as streaming media processing, where rounding a denormal operand to zero does not appreciably affect the quality of the processed data.

Some processor steppings support SSE2 but do not support the DAZ mode. To determine if a processor supports the DAZ mode, software must perform the following steps:

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1. This will load the EDX register with the feature flags.
- 3. Ensure that the FXSR feature flag (EDX bit 24) is set. This indicates the processor supports the FXSAVE and FXRSTOR instructions.
- 4. Ensure that the XMM feature flag (EDX bit 25) or the EMM feature flag (EDX bit 26) is set. This indicates that the processor supports at least one of the SSE/SSE2 instruction sets and its MXCSR control register.
- 5. Zero a 16-byte aligned, 512-byte area of memory. This is necessary since some implementations of FXSAVE do not modify reserved areas within the image.
- 6. Execute an FXSAVE into the cleared area.
- 7. Bytes 28-31 of the FXSAVE image are defined to contain the MXCSR\_MASK. If this value is 0, then the processor's MXCSR\_MASK is 0xFFBF, otherwise MXCSR\_MASK is the value of this dword.
- 8. If bit 6 of the MXCSR\_MASK is set, then DAZ is supported.

After completing this algorithm, if DAZ is supported, software can enable DAZ mode by setting bit 6 in the MXCSR register save area and executing the FXRSTOR instruction. Alternately software can enable DAZ mode by setting bit 6 in the MXCSR by executing the LDMXCSR instruction. Refer to the chapter titled "Programming with the Streaming SIMD Extensions (SSE)" in the Intel Architecture Software Developer's Manual volume 1: Basic Architecture.

The assembly language program dazdtect.asm (see Detecting Denormals-Are-Zero Support) demonstrates this DAZ detection algorithm.

§

#### **Denormals Are Zero**





# 9 Operating Frequency

With the introduction of the Time-Stamp Counter, it is possible for software operating in real mode or protected mode with ring 0 privilege to calculate the actual operating frequency of the processor. To calculate the operating frequency, the software needs a reference period. The reference period can be a periodic interrupt, or another timer that is based on time, and not based on a system clock. Software needs to read the Time-Stamp Counter (TSC) at the beginning and ending of the reference period. Software can read the TSC by executing the RDTSC instruction, or by setting the ECX register to 10h and executing the RDMSR instruction. Both instructions copy the current 64-bit TSC into the EDX:EAX register pair.

To determine the operating frequency of the processor, software performs the following steps. The assembly language program frequenc.asm (see Frequency Detection) demonstrates the us of the frequency detection algorithm.

- 1. Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EDX register with the feature flags.
- 3. Ensure that the TSC feature flag (EDX bit 4) is set. This indicates the processor supports the Time-Stamp Counter and RDTSC instruction.
- 4. Read the TSC at the beginning of the reference period.
- 5. Read the TSC at the end of the reference period.
- 6. Compute the TSC delta from the beginning and ending of the reference period.
- 7. Compute the actual frequency by dividing the TSC delta by the reference period.

Actual frequency = (Ending TSC value - Beginning TSC value) / reference period.

#### Note:

The measured accuracy is dependent on the accuracy of the reference period. A longer reference period produces a more accurate result. In addition, repeating the calculation multiple times may also improve accuracy.

Intel processors that support the IA32\_MPERF (C0 maximum frequency clock count) register improve on the ability to calculate the C0 state frequency by providing a resetable free running counter. To use the IA32\_MPERF register to determine frequency, software should clear the register by a write of '0' while the core is in a C0 state. Subsequently, at the end of a reference period read the IA32\_MPERF register. The actual frequency is calculated by dividing the IA32\_MPERF register value by the reference period. Reference the following steps as well as the assembly language program frequenc.asm (Frequency Detection) in Chapter 10 of this document.

- Execute the CPUID instruction with an input value of EAX=0 and ensure the vendor-ID string returned is "GenuineIntel".
- 2. Execute the CPUID instruction with EAX=1 to load the EAX register with the Processor Signature value.
- 3. Ensure that the processor belongs to the Intel Core 2 Duo processor family. This indicates the processor supports the Maximum Frequency Clock Count.
- 4. Clear the IA32\_MPERF register at the beginning of the reference period.
- 5. Read the IA32\_MPERF register at the end of the reference period.



6. Compute the actual frequency by dividing the IA32\_MPERF delta by the reference period.

Actual frequency = Ending IA32\_MPERF value / reference period






# **10** Program Examples

As noted in Chapter 5, the cpuid3a.asm program shows how software forms the brand string (see Processor Identification Extraction Procedure). The cpuid3b.asm and cpuid3.c program examples demonstrate applications that call get\_cpu\_type and get\_fpu\_type procedures and interpret the returned information. This code is shown in Example 10-2 and Example 10-3. The results are displayed on the monitor and identify the installed processor and features. The cpuid3b.asm example is written in assembly language and demonstrates an application that displays the returned information in the DOS environment. The cpuid3.c example is written in the C language. Figure 10-1 presents an overview of the relationship between the three program examples.

Figure 10-1. Flow of Processor Identification Extraction Procedure





#### **Example 10-1.Processor Identification Extraction Procedure**

```
Filename: cpuid3a.asm
   Copyright (c) Intel Corporation 1993-2009
   This program has been developed by Intel Corporation. Intel
   has various intellectual property rights which it may assert
   under certain circumstances, such as if another
   manufacturer's processor mis-identifies itself as being
   "GenuineIntel" when the CPUID instruction is executed.
   Intel specifically disclaims all warranties, express or
   implied, and all liability, including consequential and other
   indirect damages, for the use of this program, including
   liability for infringement of any proprietary rights,
   and including the warranties of merchantability and fitness
   for a particular purpose. Intel does not assume any
   responsibility for any errors which may appear in this program
   nor any responsibility to update it.
   This code contains two procedures:
   _get_cpu_type: Identifies processor type in _cpu_type:
       0=8086/8088 processor
       2=Intel 286 processor
       3=Intel386(TM) family processor
       4=Intel486(TM) family processor
       5=Pentium(R) family processor
       6=P6 family of processors
       F=Pentium 4 family of processors
   _get_fpu_type: Identifies FPU type in _fpu_type:
       0=FPU not present
       1=FPU present
       2=287 present (only if cpu_type=3)
       3=387 present (only if cpu_type=3)
   This program has been compiled with Microsoft Macro Assembler
   6.15. If this code is compiled with no options specified and
   linked with the cpuid3a module, it is assumed to correctly
   identify the current Intel 8086/8088, 80286, 80386, 80486,
   Pentium(R), Pentium(R) Pro, Pentium(R) II, Pentium(R) II
   Xeon(R), Pentium(R) II OverDrive(R), Intel(R) Celeron(R),
   Pentium(R) III processors, Pentium(R) III Xeon(R) processors,
  Pentium(R) 4 processors, Intel(R) Xeon(R)processors, Intel(R)
   Core(TM) processors, Intel(R) Core(TM) 2 processors, Intel(R)
  Core(TM) i7 processors and Intel(R) Atom(TM) processors
          When using this code with C program cpuid3.c, 32-bit
   NOTE:
           segments are recommended.
   TITLE cpuid3a
   comment the following line for 32-bit segments
DOSSEG
   uncomment the following 2 lines for 32-bit segments
   .386
   .model flat
   comment the following line for 32-bit segments
```



```
.model small
CPU ID
        MACRO
       db 0fh
                                             ; Hardcoded CPUID instruction
       db 0a2h
ENDM
.data
              _cpu_type
   public
             _fpu_type
   public
              _v86_flag
   public
              _cpuid_flag
   public
              _intel_CPU
   public
              _vendor_id
   public
              _cpu_signature
   public
               _features_ebx
   public
              _features_ecx
   public
              _features_edx
   public
   public _funct_6_eax
            _funct_6_ebx
   public
              _funct_6_ecx
_funct_6_edx
   public
   public
   public __ext_funct_1_eax
public __ext_funct_1_ebx
public __ext_funct_1_ecx
public __ext_funct_1_edx
public __ext_funct_1_edx
public __ext_funct_6_eax
public __ext_funct_6_ebx
public __ext_funct_6_ebx
            _ext_funct_6_ecx
   public
              _ext_funct_6_edx
   public
              _ext_funct_7_eax
   public
              _ext_funct_7_ebx
   public
   public _ext_funct_7_edx
public _ext_funct_7_edx
public _ext_funct_8_eax
public _ext_funct_8_ebx
   public
              _ext_funct_8_ecx
              _ext_funct_8_edx
   public
              _cache_eax
   public
              _cache_ebx
   public
              _cache_ecx
   public
              _cache_edx
   public
              __dcp_cache_eax
   public
              _dcp_cache_ebx
_dcp_cache_ecx
   public
   public
              _dcp_cache_edx
   public
            _sep_flag
   public
               _brand_string
   public
                       db 0
    _cpu_type
                       db 0
    _fpu_type
    _v86_flag
                       db 0
    _cpuid_flag
                       db 0
   _intel_CPU
_sep_flag
_max_funct
                      db 0
                      db 0
   ; Maximum function from CPUID.0.EAX
                                           ; CPUID.1.ECX - feature flags
```



```
_features_edx dd 0
_funct_6_eax dd 0
_funct_6_ebx dd 0
_funct_6_ecx dd 0
_funct_6_edx dd 0
_ext_max_funct dd 0
                                        ; CPUID.1.EDX - feature flags
                                        ; CPUID.6.EAX - sensor & power mgmt. flags
                                        ; CPUID.6.EBX - sensor & power mgmt. flags
                                        ; CPUID.6.ECX - sensor & power mgmt. flags
; CPUID.6.EDX - sensor & power mgmt. flags
                                         ; Max ext leaf from CPUID.80000000h.EAX
   ext funct 1 eax dd 0
   _ext_funct_1_ebx dd 0
   _ext_funct_1_ecx dd 0
   _ext_funct_1_edx dd 0
   _ext_funct_6_eax dd 0
_ext_funct_6_ebx dd 0
_ext_funct_6_ecx dd 0
   _ext_funct_6_edx dd 0
   _ext_funct_7_eax dd 0
   _ext_funct_7_ebx dd 0
   _ext_funct_7_ecx dd 0
   _ext_funct_7_edx dd 0
   _ext_funct_8_eax dd 0
   _ext_funct_8_ebx dd 0
   _ext_funct_8_ecx dd 0
_ext_funct_8_edx dd 0
   _cache_eax dd 0
_cache_ebx dd 0
                      dd 0
   __cache_ecx dd 0
_cache_edx dd 0
   _dcp_cache_eax dd 0
   _dcp_cache_ebx dd 0
   _dcp_cache_ecx
                      dd 0
    _dcp_cache_edx
                      dd 0
                      dw 0
   fp status
    _brand_string db 48 dup (0)
.code
; comment the following line for 32-bit segments
.8086
   uncomment the following line for 32-bit segments
  .386
public _get_cpu_type
   _get_cpu_type proc
; This procedure determines the type of processor in a system
   and sets the _cpu_type variable with the appropriate
   value. If the CPUID instruction is available, it is used
  to determine more specific details about the processor.
; All registers are used by this procedure, none are preserved.
  To avoid AC faults, the AM bit in CRO must not be set.
  Intel 8086 processor check
   Bits 12-15 of the FLAGS register are always set on the
   8086 processor.
   For 32-bit segments comment the following lines down to the next
```



```
; comment line that says "STOP"
check_8086:
   pushf
                                       ; push original FLAGS
                                       ; get original FLAGS
   pop
          ax
   mov
         cx, ax
                                       ; save original FLAGS
   and
        ax, Offfh
                                       ; clear bits 12-15 in FLAGS
                                      ; save new FLAGS value on stack
   push ax
                                      ; replace current FLAGS value
   popf
                                       ; get new FLAGS
   pushf
                                      ; store new FLAGS in AX
   pop
          ax
                                     ; if bits 12-15 are set, then
   and
          ax, 0f000h
                                     ; processor is an 8086/8088
; turn on 8086/8088 flag
          ax, 0f000h
   cmp
          _cpu_type, 0
   mov
          check 80286
                                      ; go check for 80286
   jne
   push sp
                                     ; double check with push sp
   pop
        dx
                                     ; if value pushed was different
       dx, sp
                                     ; means it's really an 8086
   cmp
                                   ; jump if processor is 8086/8088 ; indicate unknown processor
       end_cpu_type
   jne
         _cpu_type, 10h
   mov
   jmp
          end_cpu_type
; Intel 286 processor check
  Bits 12-15 of the FLAGS register are always clear on the
; Intel 286 processor in real-address mode.
.286
check_80286:
                                      ; save machine status word
   smsw ax
         ax, 1
                                      ; isolate PE bit of MSW
   and
                                      ; save PE bit to indicate V86
   mov
          v86 flag, al
          cx, 0f000h
                                       ; try to set bits 12-15
   or
   push cx
                                       ; save new FLAGS value on stack
   popf
                                       ; replace current FLAGS value
   pushf
                                      ; get new FLAGS
                                      ; store new FLAGS in AX
   pop ax
        ax, 0f000h
                                     ; if bits 12-15 are clear
   and
                                     ; processor=80286, turn on 80286 flag
       _cpu_type, 2
   mov
          end_cpu_type
                                      ; jump if processor is 80286
   jz
  Intel386 processor check
   The AC bit, bit #18, is a new bit introduced in the EFLAGS
  register on the Intel486 processor to generate alignment
  This bit cannot be set on the Intel386 processor.
.386
; "STOP"
                                       ; it is safe to use 386 instructions
check_80386:
                                       ; push original EFLAGS
   pushfd
   pop
                                      ; get original EFLAGS
   mov
         ecx, eax
                                      ; save original EFLAGS
         eax, 40000h
                                     ; flip AC bit in EFLAGS
   xor
                                      ; save new EFLAGS value on stack
   push
         eax
   popfd
                                       ; replace current EFLAGS value
   pushfd
                                       ; get new EFLAGS
   pop eax
                                       ; store new EFLAGS in EAX
                                      ; can't toggle AC bit processor=80386
          eax, ecx
   xor
   mov
                                      ; turn on 80386 processor flag
          cpu type, 3
```



```
; jump if 80386 processor
   İΖ
          end cpu type
   push
          ecx
   popfd
                                           ; restore AC bit in EFLAGS first
       Intel486 processor check
      Checking for ability to set/clear ID flag (Bit 21) in EFLAGS
      which indicates the presence of a processor with the CPUID
      instruction.
.486
check 80486:
   mov
                                           ; turn on 80486 processor flag
          cpu type, 4
                                           ; get original EFLAGS
   mov
          eax, ecx
                                           ; flip ID bit in EFLAGS
         eax, 200000h
   xor
   push eax
                                           ; save new EFLAGS value on stack
                                           ; replace current EFLAGS value
   popfd
   pushfd
                                           ; get new EFLAGS
                                           ; store new EFLAGS in EAX
   pop
        eax
          eax, ecx
                                           ; can't toggle ID bit,
   xor
   jе
         end cpu type
                                           ; processor=80486
   Execute CPUID instruction to determine vendor, family,
   model, stepping and features. For the purpose of this
   code, only the initial set of CPUID information is saved.
           cpuid flag, 1
                                           ; flag indicating use of CPUID inst.
   push
         ebx
                                            ; save registers
   push esi
   push
          edi
          eax, 0
                                           ; set up for CPUID instruction
                                            ; get and save vendor ID
   CPU ID
          dword ptr vendor id, ebx
   mov
          dword ptr vendor id[+4], edx
        dword ptr _vendor_id[+8], ecx
        dword ptr _max_funct, eax
   mov
         dword ptr intel id, ebx
   cmp
          end cpuid type
   jne
          dword ptr intel_id[+4], edx
   cmp
          end_cpuid_type
   jne
         dword ptr intel id[+8], ecx
   amp
                                           ; if not equal, not an Intel processor
   jne
          end cpuid type
   mov
          intel CPU, 1
                                           ; indicate an Intel processor
   cmp
          eax, 1
                                           ; make sure 1 is valid input for CPUID
                                           ; if not, jump to end
   jl
          ext_functions
   mov
          eax, 1
   CPU ID
                                           ; get family/model/stepping/features
          _cpu_signature, eax
   mov
          _features_ebx, ebx
   mov
   mov
          features edx, edx
   mov
          features ecx, ecx
   shr
          eax, 8
                                           ; isolate family
   and
          eax, 0fh
   mov
          _cpu_type, al
                                           ; set _cpu_type with family
```

; Execute CPUID.6 instruction to get leaf 6 feature flags



```
eax, 6
                                        ; make sure 6 is valid input for CPUID
   cmp
          ext_functions
   jl
                                        ; if not, jump to end
   mov
          eax, 6
   CPU ID
   mov
          _funct_6_eax, eax
          _funct_6_ebx, ebx
   mov
          _funct_6_ecx, ecx
   mov
          _funct_6_edx, edx
   Execute CPUID.2 instruction to determine the cache descriptor
   information.
           max funct, 2
   cmp
   j1
          ext functions
          eax, 2
   mov
                                       ; set up to read cache descriptor
   CPU ID
   cmp
          al, 1
                                       ; is one iteration enough to obtain cache info?
   jne
          ext functions
                                       ; This code supports one iteration only.
   mov
          cache eax, eax
                                       ; store cache information
          _cache_ebx, ebx
                                       ; NOTE: for future processors, CPUID
   mov
          _cache_ecx, ecx
                                       ; instruction may need to be run more
   mov
          cache edx, edx
                                       ; than once to get complete cache information
          max funct, 4
                                       ; Deterministic cache parameters supported?
   cmp
          ext functions
   j1
   mov
          eax, 4
                                       ; set up to read deterministic cache params
   mov
          ecx, 0
   CPU_ID
   push
          eax
          al, 1Fh
                                        ; determine if valid cache parameters read
   and
          al, 00h
                                        ; EAX[4:0] = 0 indicates invalid cache
   cmp
   pop
          eax
          ext functions
   jе
          _dcp_cache_eax, eax
                                       ; store deterministic cache information
   mov
   mov
           _dcp_cache_ebx, ebx
          _dcp_cache_ecx, ecx
   mov
          _dcp_cache_edx, edx
   mov
ext functions:
                                       ; check if brand string is supported
   mov
          eax, 80000000h
   CPU_ID
          _ext_max_funct, eax
   mov
          eax, 80000004h
   cmp
   jb
          end cpuid type
                                       ; take jump if not supported
   mov
          eax, 80000001h
                                       ; Get the Extended Feature Flags
   CPU ID
          _ext_funct_1_eax, eax
   mov
   mov
          _ext_funct_1_ebx, ebx
          _ext_funct_1_ecx, ecx
   mov
          _ext_funct_1_edx, edx
   mov
   mov
          di, offset _brand_string
         eax, 80000002h
                                 ; get first 16 bytes of brand string
   mov
```



```
CPU ID
                                     ; save bytes 0 .. 15
          dword ptr [di], eax
   mov
   mov
          dword ptr [di+4], ebx
          dword ptr [di+8], ecx
   mov
          dword ptr [di+12], edx
   mov
   add
          di, 16
          eax, 80000003h
   mov
   CPU_ID
          dword ptr [di], eax
                                          ; save bytes 16 .. 31
   mov
          dword ptr [di+4], ebx
   mov
          dword ptr [di+8], ecx
   mov
          dword ptr [di+12], edx
   mov
          di, 16
   add
          eax, 80000004h
   mov
   CPU ID
          dword ptr [di], eax
   mov
                                          ; save bytes 32 .. 47
          dword ptr [di+4], ebx
   mov
          dword ptr [di+8], ecx
   mov
   mov
          dword ptr [di+12], edx
           ext max funct, 80000006
   cmp
                                   ; are L2 Cache Features supported
          end_cpuid_type
   jb
          eax, 80000006h
   CPU ID
          _ext_funct_6_eax, eax
   mov
          _ext_funct_6_ebx, ebx
   mov
          _ext_funct_6_ecx, ecx
   mov
          ext funct 6 edx, edx
   mov
           _ext_max_funct, 80000007h
   cmp
                                          ; is advanced power mgmt. supported
          end cpuid type
   jb
          eax, 80000007h
   CPU ID
          _ext_funct_7_eax, eax
   mov
          _ext_funct_7_ebx, ebx
   mov
          _ext_funct_7_ecx, ecx
   mov
          _ext_funct_7_edx, edx
   mov
           ext max funct, 80000008h ; is Address Size function supported
   cmp
          end cpuid type
   jb
   mov
          eax, 80000008h
   CPU ID
          _ext_funct_8_eax, eax
   mov
          _ext_funct_8_ebx, ebx
   mov
          _ext_funct_8_ecx, ecx
   mov
   mov
          _ext_funct_8_edx, edx
end cpuid type:
        edi
                                          ; restore registers
   pop
   pop
          esi
   pop
        ebx
   ; comment the following line for 32-bit segments
.8086
end_cpu_type:
   ret
```



```
get cpu type endp
public
                    _get_fpu_type
   _get_fpu_type
                    proc
  This procedure determines the type of FPU in a system
  and sets the _fpu_type variable with the appropriate value.
  All registers are used by this procedure, none are preserved.
  Coprocessor check
;
   The algorithm is to determine whether the floating-point
  status and control words are present. If not, no
  coprocessor exists. If the status and control words can
  be saved, the correct coprocessor is then determined
  depending on the processor type. The Intel386 processor can
  work with either an Intel287 NDP or an Intel387 NDP.
  The infinity of the coprocessor must be checked to determine
  the correct coprocessor type.
   fninit
                                        ; reset FP status word
            fp_status, 5a5ah
                                         ; initialize temp word to non-zero
   mov
                                        ; save FP status word
   fnstsw
            fp_status
   mov
            ax, fp status
                                        ; check FP status word
            al, 0
                                        ; was correct status written
   mov
             _fpu_type, 0
                                        ; no FPU present
             end fpu type
   jne
{\tt check\_control\_word:}
   fnstcw fp_status
                                        ; save FP control word
             ax, fp_status
                                         ; check FP control word
   mov
                                         ; selected parts to examine
            ax, 103fh
   and
            ax, 3fh
                                        ; was control word correct
   cmp
             fpu type, 0
            end_fpu_type
                                        ; incorrect control word, no FPU
   mov
             _fpu_type, 1
; 80287/80387 check for the Intel386 processor
check infinity:
             _cpu_type, 3
   cmp
   ine
             end_fpu_type
   fld1
                                         ; must use default control from FNINIT
   fldz
                                         ; form infinity
   fdiv
                                        ; 8087/Intel287 NDP say +inf = -inf
   fld
                                        ; form negative infinity
             st
                                         ; Intel387 NDP says +inf <> -inf
   fchs
                                         ; see if they are the same
   fcompp
           fp_status
   fstsw
                                         ; look at status from FCOMPP
            ax, fp status
   mov
                                        ; store Intel287 NDP for FPU type
   mov
             _fpu_type, 2
                                        ; see if infinities matched
   sahf
            end_fpu_type
   jΖ
                                        ; jump if 8087 or Intel287 is present
   mov
             _fpu_type, 3
                                        ; store Intel387 NDP for FPU type
end_fpu_type:
   ret
get fpu type endp
   end
```



#### **Example 10-2.Processor Identification Procedure in Assembly Language**

```
Filename: cpuid3b.asm
   Copyright (c) Intel Corporation 1993-2009
   This program has been developed by Intel Corporation. Intel
   has various intellectual property rights which it may assert
   under certain circumstances, such as if another
   manufacturer's processor mis-identifies itself as being
   "GenuineIntel" when the CPUID instruction is executed.
   Intel specifically disclaims all warranties, express or
   implied, and all liability, including consequential and
   other indirect damages, for the use of this program,
   including liability for infringement of any proprietary
   rights, and including the warranties of merchantability and
   fitness for a particular purpose. Intel does not assume any
   responsibility for any errors which may appear in this
   program nor any responsibility to update it.
   This program contains three parts:
   Part 1: Identifies processor type in the variable
           _cpu_type:
   Part 2: Identifies FPU type in the variable
           _fpu_type:
   Part 3: Prints out the appropriate message. This part is
           specific to the DOS environment and uses the DOS \,
           system calls to print out the messages.
   This program has been compiled with Microsoft Macro Assembler
   6.15. If this code is compiled with no options specified and
   linked with the cpuid3a module, it is assumed to correctly
   identify the current Intel 8086/8088, 80286, 80386, 80486,
   Pentium(R), Pentium(R) Pro, Pentium(R) II, Pentium(R) II
   Xeon(R), Pentium(R) II OverDrive(R), Intel(R) Celeron(R),
   Pentium(R) III processors, Pentium(R) III Xeon(R) processors,
   Pentium(R) 4 processors, Intel(R) Xeon(R)processors, Intel(R)
   Core(TM) processors, Intel(R) Core(TM) 2 processors, Intel(R)
   Core(TM) i7 processors and Intel(R) Atom(TM) processors in
  real-address mode.
  NOTE: This code is written using 16-bit Segments
   TITLE cpuid3b
DOSSEG
.model small
.stack 100h
       MACRO
OP O
       db 66h
                                             ; hardcoded operand override
ENDM
.data
   extrn _cpu_type:
                             byte
                             byte
   extrn fpu type:
   extrn cpuid flag:
                             byte
   extrn _intel_CPU:
                             byte
   extrn _vendor_id:
                             byte
   extrn _cpu_signature:
                             dword
```



```
extrn _features_ecx:
                             dword
   extrn _features_edx:
                             dword
   extrn _features_ebx:
extrn _funct_6_eax:
extrn _funct_6_ebx:
                             dword
                            dword
                            dword
   extrn _funct_6_ecx: dword extrn _funct_6_edx: dword
   extrn _ext_funct_1_eax: dword
   extrn _ext_funct_1_ebx: dword
   extrn _ext_funct_1_ecx: dword
   \verb|extrn _ext_funct_1_edx: dword|\\
   extrn _ext_funct_6_eax: dword
   extrn
           ext funct 6 ebx: dword
   extrn _ext_funct_6_ecx: dword
   extrn _ext_funct_6_edx: dword
   extrn ext funct 7 eax: dword
   extrn ext funct 7 ebx: dword
   extrn _ext_funct_7_ecx: dword
   extrn _ext_funct_7_edx: dword
   extrn _ext_funct_8_eax: dword
   extrn _ext_funct_8_ebx: dword
extrn _ext_funct_8_ecx: dword
extrn _ext_funct_8_edx: dword
   extrn _cache_eax: dword
extrn _cache_ebx: dword
extrn _cache_ecx: dword
extrn _cache_edx: dword
   extrn _dcp_cache_eax: dword
   extrn _dcp_cache_ebx: dword
   extrn _dcp_cache_ecx:
                             dword
   extrn _dcp_cache_edx:
extrn _brand_string:
                             dword
                             byte
; The purpose of this code is to identify the processor and
  coprocessor that is currently in the system. The program
; first determines the processor type. Then it determines
  whether a coprocessor exists in the system. If a
  coprocessor or integrated coprocessor exists, the program
   identifies the coprocessor type. The program then prints
   the processor and floating point processors present and type.
.code
.8086
start:
         ax, @data
                                           ; set segment register
   mov
        ds, ax
   mov
          es, ax
                                            ; set segment register
                                           ; align stack to avoid AC fault
   and
          sp, not 3
          _get_cpu_type
   call
                                            ; determine processor type
   call
           get fpu type
   call
           print
        ax, 4c00h
   mov
   int
extrn _get_cpu_type: proc
;*********************
   extrn get fpu type: proc
```



FPU FLAG equ 0001h VME FLAG egu 0002h DE FLAG egu 0004h PSE FLAG equ 0008h TSC\_FLAG equ 0010h MSR\_FLAG equ 0020h PAE FLAG egu 0040h MCE FLAG egu 0080h CX8 FLAG equ 0100h APIC FLAG equ 0200h SEP\_FLAG equ 0800h MTRR FLAG equ 1000h PGE FLAG egu 2000h MCA FLAG equ 4000h CMOV FLAG equ 8000h PAT FLAG equ 10000h PSE36 FLAG equ 20000h PSNUM FLAG equ 40000h CLFLUSH\_FLAG equ 80000h DTS FLAG equ 200000h equ 400000h ACPI FLAG MMX FLAG egu 800000h FXSR FLAG equ 1000000h SSE FLAG equ 2000000h equ 4000000h SSE2 FLAG SS FLAG equ 8000000h HTT\_FLAG equ 10000000h TM FLAG equ 20000000h IA64 FLAG equ 40000000h PBE FLAG equ 80000000h SSE3 FLAG egu 0001h DTES64 FLAG equ 0004h MONITOR\_FLAG equ 0008h DS\_CPL\_FLAG equ 0010h VMX FLAG egu 0020h SMX FLAG egu 0040h EIST\_FLAG equ 0080h TM2\_FLAG equ 0100h SSSE3 FLAG equ 0200h CID FLAG equ 0400h CX16 FLAG egu 02000h XTPR FLAG equ 04000h PDCM\_FLAG equ 08000h DCA FLAG equ 040000h SSE4\_1\_FLAG equ 080000h SSE4 2 FLAG equ 0100000h EM64T FLAG equ 20000000h XD FLAG equ 00100000h equ 00000800h SYSCALL\_FLAG LAHF FLAG egu 00000001h X2APIC FLAG equ 200000h MOVBE FLAG equ 400000h NNI\_POPCNT\_FLAG equ 800000h XSAVE\_FLAG equ 4000000h OSXSAVE FLAG equ 8000000h TSCINV FLAG equ 0000100h TRBOBST FLAG equ 00000002h DIGTHRM FLAG equ 00000001h RDTSCP FLAG egu 8000000h



```
.data
id msg
                     db
                             "This processor:$"
                             "n unknown processor$"
cp error
                     db
                             "n 8086/8088 processor$"
cp 8086
                     db
cp 286
                             "n 80286 processor$"
                     db
                             "n 80386 processor$"
cp_386
                     db
                     db
                             "n 80486DX, 80486DX2 processor or"
cp_486
                      db
                             " 80487SX math coprocessor$"
cp 486sx
                             "n 80486SX processor$"
                      db
fp 8087
                             " and an 8087 math coprocessor$"
                      db
fp_287
                             " and an 80287 math coprocessor$"
                      db
fp_387
                      db
                             " and an 80387 math coprocessor$"
intel486 msq
                     db
                             " Genuine Intel486(TM) processor$"
                     db
                             " Genuine Intel486(TM) DX processor$"
intel486dx msg
                     db
intel486sx_msg
                             " Genuine Intel486(TM) SX processor$"
inteldx2_msg
                             " Genuine IntelDX2(TM) processor$"
                     db
"
                     db
intelsx2_msg
                           " Genuine IntelSX2(TM) processor$"
                     db
                           " Genuine IntelDX4(TM) processor$"
inteldx4 msq
                     db
                           " Genuine Write-Back Enhanced"
inteldx2wb msg
                            " IntelDX2(TM) processor$"
                     db
pentium msq
                     db
                            " Genuine Intel(R) Pentium(R) processor$"
                             " Genuine Intel Pentium(R) Pro processor$"
pentiumpro msg
                     db
                             " Genuine Intel(R) Pentium(R) II processor, model 3$"
pentiumiimodel3 msg
                     db
                             " Genuine Intel(R) Pentium(R) II processor, model 5 or"
pentiumiixeon_m5_msg db
                             " Intel(R) Pentium(R) II Xeon(R) processor$"
                      db
                             " Genuine Intel(R) Pentium(R) II Xeon(R) processor$"
pentiumiixeon msg
                      db
celeron msg
                      db
                            " Genuine Intel(R) Celeron(R) processor, model 5$"
                     db
                            " Genuine Intel(R) Celeron(R) processor, model 6$"
celeronmodel6 msg
                     db
                            " Genuine Intel(R) Celeron(R) processor$"
celeron_brand
pentiumiii msg
                     db  "Intel Pentium(R) III Xeon(R) processor, model 7$"
pentiumilixeon_msg db "Genuine Intel(R) Pentium(R) III Xeon(R) processor, model 7$"
pentiumilixeon_brand db "Genuine Intel(R) Pentium(R) III Xeon(R) processor$"

pentiumili brand db "Genuine Intel(R) Pentium(R) III processor$"
pentiumiii_brand db " Genuine Intel(R) Pentium(R) III processor-M$"

"Genuine Mobile Intel(R) Pentium(R) III Processor-M$"

"Genuine Mobile Intel(R) Pentium(R) III Processor-M$"
                     mobile_icp_brand
                     db
                           " Genuine Mobile Intel(R) Pentium(R) 4 processor - M$"
mobile_P4_brand
                   db "Genuine Mobile Intel(R) Pentium(R) 4 processor$"

db "Genuine Intel(R) Xeon(R) processor$"
pentium4_brand
xeon brand
" Genuine Intel(R) Pentium(R) M processor$"
mobile_pentium_m_brand db
mobile_genuine_brand db
                             " Mobile Genuine Intel(R) processor$"
mobile_icp_m_brand
                      db
                             " Genuine Intel(R) Celeron(R) M processor$"
unknown_msg
                             "n unknown Genuine Intel(R) processor$"
brand entry struct
   brand_value
                     db
                             ?
   brand string
                     dw
brand entry ends
brand table brand entry <01h, offset celeron brand>
   brand_entry <02h, offset pentiumiii_brand>
   brand entry
                     <03h, offset pentiumiiixeon brand>
   brand_entry
                     <04h, offset pentiumiii brand>
   brand entry
                     <06h, offset mobile piii brand>
   brand_entry
                     <07h, offset mobile_icp_brand>
   brand_entry
                     <08h, offset pentium4 brand>
```



```
brand entry
                     <09h, offset pentium4 brand>
   brand entry
                     <OAh, offset celeron brand>
   brand_entry
                     <OBh, offset xeon_brand>
   brand entry
                     <OCh, offset xeon mp brand>
   brand entry
                     <OEh, offset mobile p4 brand>
   brand entry
                     <OFh, offset mobile icp brand>
   brand entry
                     <11h, offset mobile genuine brand>
                     <12h, offset mobile icp m brand>
   brand entry
                     <13h, offset mobile_icp_brand_2>
   brand_entry
   brand entry
                     <14h, offset celeron brand>
                     <15h, offset mobile genuine brand>
   brand entry
   brand entry
                     <16h, offset mobile pentium m brand>
   brand entry
                     <17h, offset mobile icp brand 2>
brand table size
                             ($ - offset brand table) / (sizeof brand entry)
                     equ
; The following 16 entries must stay intact as an array
intel 486 0 dw offset intel486dx msg
intel_486_1
            dw
                     offset intel486dx msg
                  offset intel486sx msg
intel_486_2 dw
intel_486_3 dw
intel_486_4 dw
intel_486_5 dw
                 offset inteldx2_msg
offset intel486_msg
offset intelsx2_msg
                  offset intel486_msg
intel_486_6 dw
intel 486 7 dw
                 offset inteldx2wb msq
intel 486 8 dw offset inteldx4 msg
intel_486_9 dw offset intel486 msg
                  offset intel486 msg
intel 486 a dw
                  offset intel486 msg
intel_486_b dw
                  offset intel486_msg
            dw
intel_486_c
intel 486 d
                     offset intel486 msg
             dw
            dw
intel 486 e
                     offset intel486 msg
intel_486_f dw
                    offset intel486_msg
; end of array
                  13, 10, "Processor Signature / Version Information: $"
signature_msg db
family_msg
                     13,10, "Processor Family: $"
              db
                     13,10,"Model:
model msq
              db
                     13,10, "Stepping:
stepping_msg db
ext_fam_msg
              db
                     13,10, "Extended Family: $"
                     13,10, "Extended Model: $"
ext mod msg
              db
                     13,10,"$"
cr_lf
              db
turbo msg
              db
                     13,10, "The processor is an OverDrive(R)"
                             " processor$"
              db
              db
                     13,10, "The processor is the upgrade"
dp msg
                            " processor in a dual processor system$"
              db
                     13,10,"- Contains an x87 floating point unit$"
              db
fpu_msg
              db
                     13,10,"- Supports virtual mode extensions$"
vme msg
                     13,10,"- Supports the debugging extensions$"
de msg
              db
pse msg
              db
                     13,10,"- Supports page size extensions$"
                     13,10,"- Supports time stamp counter$"
tsc msg
              db
msr_msg
             db
                    13,10,"- Supports Model Specific Registers$"
                   13,10,"- Supports Physical Address extension$"
pae msg
             db
mce msg
             db 13,10,"- Supports Machine Check Exceptions$"
             db 13,10,"- Supports the CMPXCHG8B instruction$"
cx8 msg
             db 13,10,"- Contains an on-chip APIC$"
apic msg
             db 13,10,"- Supports the Fast System Call$"
sep_msg
no sep_msg
             db
                     13,10,"- Does not support Fast System Call$"
mtrr_msg
              db
                     13,10,"- Supports Memory Type Range Registers$"
                  13,10,"- Supports Page Global Enable$"
pge msg
              db
                  13,10,"- Supports the Machine Check Architecture$"
              db
mca_msg
cmov msg
             db
                 13,10,"- Supports the Conditional Move instructions$"
```



```
pat msq
              db
                    13,10,"- Supports the Page Attribute Table$"
pse36 msg
              db
                    13,10,"- Supports the 36-bit Page Size Extension$"
                    13,10,"- Supports the Processor Serial Number$"
psnum msg
             db
                    13,10,"- Supports the CLFLUSH instruction$"
clflush msg
             db
                   13,10,"- Supports the Debug Trace Store feature$"
dts msg
             db
                   13,10,"- Supports ACPI registers in MSR space$"
acpi msq
             db
            db 13,10,"- Supports Intel Architecture MMX(TM) Technology$"
mmx msg
            db 13,10,"- Supports the FXSAVE and FXSTOR instructions$"
fxsr msg
            db 13,10,"- Supports the SSE extensions$"
sse_msg
sse2 msg
             db
                    13,10,"- Supports the SSE2 extensions$"
ss_msg
             db
                    13,10,"- Supports Self-Snoop$"
htt_msg
             db
                    13,10,"- Supports Hyper-Threading Technology$"
                    13,10,"- Implements the Thermal Monitor control circuitry$"
tm msg
             db
                    13,10,"- Is a member of the Intel(R) Itanium(TM) processor"
             db
ia64_msg
                           " executing in IA32 emulation mode$"
             db
                    13,10,"- Supports Pending Break Event signaling$"
pbe msq
            db 13,10,"- Supports Streaming SIMD Extensions 3 (SSE3)$"
sse3 msq
                   13,10,"- Supports 64-bit branch history I/O instructions$"
dtes64 msg db
                 13,10,"- Supports the MONITOR/MWAIT instructions$"
monitor_msg db
ds cpl_msg
                    13,10,"- Supports the Debug Store extensions$"
             db
vmx msg
             db
                    13,10,"- Supports Intel(R) Virtualization Technology$"
                    13,10,"- Supports Safer Mode Extensions$"
smx msg
             db
                   13,10,"- Supports Enhanced Intel(R) SpeedStep Technology$"
eist msg
             db
                   13,10,"- Supports the Thermal Monitor 2 technology$"
tm2 msg
            db
ssse3 msq
            db
                   13,10,"- Supports the Supplemental Streaming SIMD extensions 3$"
            db 13,10,"- Supports L1 data cache context ID$"
cid msg
cx16 msg
            db 13,10,"- Supports the CMPXCHG16B instruction$"
            db 13,10,"- Supports xTPR update control$"
xtpr msg
pdcm_msg
             db
                    13,10,"- Supports the performance and debug feature indication MSR$"
                    13,10,"- Supports the Direct Cache Access feature$"
dca msg
             db
sse4_1_msg
             db
                    13,10,"- Supports the Streaming SIMD Extensions 4.1$"
                   13,10,"- Supports the Streaming SIMD Extensions 4.2$"
sse4 2 msg
             db
x2apic_msg db
                   13,10,"- Supports extended xAPIC mode (x2APIC)$"
movbe msg
            db 13,10,"- Supports the MOVBE instruction$"
nni popcnt msg db 13,10,"- Supports the NNI POPCNT feature$"
xsave_msg db 13,10,"- Supports the XSAVE/XRSTOR extended states feature (XSAVE)$"
osxsave_msg
             db 13,10,"- Supports the OS extended states feature (OSXSAVE)$"
                 13,10,"- Supports the LAHF & SAHF instructions$"
lahf_msg db
                 13,10,"- Supports the Execute Disable Bit$"
xd bit msq
             db
rdtscp_msg
             db
                    13,10,"- Supports RDTSCP and IA32_TSC_AUX instructions$"
            db
                   13,10,"- Supports Intel(R) Extended Memory 64 Technology$"
em64t msg
                   13,10,"- Supports the SYSCALL & SYSRET instructions$"
syscall_msg
            db
tscinv msg
             db
                   13,10,"- Supports the TSC Invariance feature$"
                 13,10,"- Supports Intel(R) Turbo Boost Technology$"
trbobst msq db
digthrm msg
             db
                   13,10,"- Features digital thermal sensor capability$"
                    "at least an 80486 processor."
not_intel
              db
              db
                    13,10, "It does not contain a Genuine"
                     "Intel part and as a result,"
              db
                     "the",13,10,"CPUID"
              db
                     " detection information cannot be"
              db
                     " determined.$"
              db
ASC MSG MACRO msg
   LOCAL ascii done
                                         ; local label
   add al, 30h
         al, 39h
   cmp
                                         ; is it 0-9?
   jle
         ascii done
          al, 07h
   add
ascii done:
          byte ptr msg[20], al
   mov
```



```
dx, offset msg
   mov
   mov
           ah, 9h
   int
           21h
ENDM
.code
.8086
print proc
; This procedure prints the appropriate cpuid string and
   numeric processor presence status. If the CPUID instruction
   was used, this procedure prints out the CPUID info.
   All registers are used by this procedure, none are
   preserved.
           dx, offset cr lf
   mov
           ah, 9h
   mov
   int
           21h
           dx, offset id msg
   mov
                                 ; print initial message
          ah, 9h
   mov
           21h
   int
   cmp
           _cpuid_flag, 1
                                            ; if set to 1, processor
                                            ; supports CPUID instruction
   jе
           print_cpuid_data
                                            ; print detailed CPUID info
print 86:
           _cpu_type, 0
   cmp
   jne
           print 286
           dx, offset cp_8086
   mov
           ah, 9h
   mov
   int
           21h
           _fpu_type, 0
   cmp
   jе
           end_print
          dx, offset fp_8087
   mov
   mov
          ah, 9h
           21h
   int
   jmp
           end print
print_286:
           _cpu_type, 2
   amp
           print 386
   jne
   mov
          dx, offset cp 286
          ah, 9h
   mov
          21h
   int
           _fpu_type, 0
   cmp
           end print
   jе
print_287:
           dx, offset fp_287
   mov
   mov
           ah, 9h
   int
           21h
   jmp
           end print
print_386:
           _cpu_type, 3
   cmp
   jne
           print 486
   mov
           dx, offset cp_386
          ah, 9h
   mov
   int
           21h
```

#### **Program Examples**



```
_fpu_type, 0
   cmp
   jе
          end print
          _fpu_type, 2
   cmp
          print 287
   jе
          dx, offset fp_387
   mov
          ah, 9h
   mov
         21h
        end_print
   jmp
print_486:
          _cpu_type, 4
   cmp
          print_unknown ; Intel processors will have dx, offset cp_486sx ; CPUID instruction
   jne
   mov
          _fpu_type, 0
   cmp
          print_486sx
   jе
   mov dx, offset cp 486
print_486sx:
   mov
          ah, 9h
   int
          21h
   jmp
          end_print
print unknown:
         dx, offset cp_error
   mov
   jmp
          print_486sx
print_cpuid_data:
.486
                                      ; check for genuine Intel
           intel CPU, 1
   cmp
                                           ; processor
          not_GenuineIntel
   jne
          di, offset _brand_string
                                          ; brand string supported?
   mov
          byte ptr [di], 0
   cmp
          print brand id
   jе
   mov
          cx, 47
                                           ; max brand string length
skip spaces:
        byte ptr [di], ' '
   cmp
                                           ; skip leading space chars
          print brand string
          di
   inc
   loop skip_spaces
print brand string:
   cmp cx, 0
                                          ; Nothing to print
          print_brand_id
   jе
        byte ptr [di], 0
   cmp
          print brand id
   jе
          dl, ''
                                           ; Print a space (' ') character
   mov
        ah, 2
   mov
         21h
   int
print brand char:
   mov
        ___dl, [di]
                                          ; print upto the max chars
          ah, 2
   mov
   int
          21h
   inc
          di
         byte ptr [di], 0
   cmp
          print family
   jе
```



```
print brand char
   1000
   jmp
          print family
print brand id:
   amp
          _cpu_type, 6
   jb
          print 486 type
          print pentiumiiimodel8 type
   jа
   mov
          eax, dword ptr _cpu_signature
   shr
          eax, 4
   and
          al, 0fh
          al, 8
   cmp
         print pentiumiiimodel8 type
   jne
print_486_type:
                                            ; if 4, print 80486 processor
          _cpu_type, 4
   cmp
          print_pentium_type
   jne
   mov
          eax, dword ptr cpu signature
   shr
         eax, 4
        eax, 0fh
                                            ; isolate model
   and
          dx, intel_486 0 [eax*2]
   mov
   jmp
         print common
print pentium type:
          _cpu_type, 5
                                            ; if 5, print Pentium processor
   cmp
          print pentiumpro type
   ine
        dx, offset pentium msg
   jmp
        print_common
print pentiumpro type:
          _cpu_type, 6
                                            ; if 6 & model 1, print Pentium Pro processor
   cmp
          print unknown type
          eax, dword ptr _cpu_signature
   mov
   shr
          eax, 4
        eax, 0fh
                                            ; isolate model
   and
        eax, 3
   cmp
        print_pentiumiimodel3_type
   jge
   cmp
        eax, 1
   jne
         print_unknown_type
                                            ; incorrect model number = 2
   mov
          dx, offset pentiumpro msg
          print common
   jmp
print_pentiumiimodel3_type:
          eax. 3
                                            ; if 6 & model 3, Pentium II processor, model 3
   cmp
          print pentiumiimodel5 type
   jne
          dx, offset pentiumiimodel3 msg
   jmp
        print_common
print_pentiumiimodel5_type:
                                            ; if 6 & model 5, either Pentium
          eax, 5
                                            ; II processor, model 5, Pentium II
                                            ; Xeon processor or Intel Celeron
                                            ; processor, model 5
          celeron xeon detect
   jе
                                            ; If model 7 check cache descriptors
   cmp
          eax, 7
                                            ; to determine Pentium III or Pentium III Xeon
          print_celeronmodel6_type
   jne
celeron xeon detect:
; Is it Pentium II processor, model 5, Pentium II Xeon processor, Intel Celeron processor,
; Pentium III processor or Pentium III Xeon processor.
```

#### **Program Examples**



```
eax, dword ptr _cache_eax
   mov
   rol
          eax, 8
          cx, 3
   mov
celeron_detect_eax:
         al, 40h
                                         ; Is it no L2
   cmp
         print celeron type
   jе
        al, 44h
                                          ; Is L2 >= 1M
   cmp
   jae
        print_pentiumiixeon_type
   rol
          eax, 8
   loop
         celeron detect eax
          eax, dword ptr _cache_ebx
   mov
          cx, 4
   mov
celeron detect ebx:
   cmp al, 40h
                                          ; Is it no L2
          print_celeron_type
   jе
         al, 44h
                                          ; Is L2 >= 1M
   cmp
   jae
        print_pentiumiixeon_type
   rol
         eax, 8
   loop celeron_detect_ebx
         eax, dword ptr cache ecx
   mov
        cx, 4
celeron_detect_ecx:
   cmp al, 40h
                                          ; Is it no L2
   jе
          print celeron type
          al, 44h
                                          ; Is L2 >= 1M
   cmp
        print_pentiumiixeon_type
   jae
   rol
         eax, 8
   loop celeron_detect_ecx
         eax, dword ptr _cache_edx
   mov
   mov
         cx, 4
celeron_detect_edx:
         al, 40h
                                          ; Is it no L2
   cmp
   jе
         print_celeron_type
        al, 44h
                                          ; Is L2 >= 1M
   cmp
        print_pentiumiixeon_type
   jae
   rol
         eax, 8
   loop celeron_detect_edx
          dx, offset pentiumiixeon m5 msg
   mov
          eax, dword ptr _cpu_signature
   mov
          eax, 4
   shr
        eax, 0fh
                                         ; isolate model
   and
   cmp
         eax, 5
         print common
   jе
        dx, offset pentiumiii msg
   mov
   jmp print_common
print celeron type:
   mov
        dx, offset celeron_msg
         print common
   jmp
```



```
print pentiumiixeon type:
         dx, offset pentiumiixeon msg
          ax, word ptr _cpu_signature
   shr
         ax, 4
         eax, 0fh ; isolate model
   and
         eax, 5
   cmp
         print common
   jе
       dx, offset pentiumiiixeon_msg
   mov
   jmp print_common
print celeronmodel6 type:
         eax, 6
                                      ; if 6 & model 6, print Intel
   cmp
                                      ; Celeron processor, model 6
          print_pentiumiiimodel8_type
   jne
          dx, offset celeronmodel6 msg
   mov
         print common
   jmp
print pentiumiiimodel8 type:
         eax, 8
                                      ; Pentium III processor, model 8, or
   cmp
                                      ; Pentium III Xeon processor, model 8
   jb
          print unknown type
          eax, dword ptr features ebx
   mov
   cmp
                ; Is brand_id supported?
         al, 0
         print unknown type
   jе
          di, offset brand_table ; Setup pointer to brand_id table
   mov
         cx, brand table size
                                    ; Get maximum entry count
   mov
next_brand:
         al, byte ptr [di]
                                    ; Is this the brand reported by the processor
   cmp
         brand found
   jе
   add
       di, sizeof brand entry
                                    ; Point to next Brand Defined
   loop next brand
                                      ; Check next brand if the table is not exhausted
         print_unknown_type
   jmp
brand found:
   mov
        eax, dword ptr _cpu_signature
          eax, 06B1h
                           ; Check for Pentium III, model B, stepping 1
   cmp
         not b1 celeron
   jne
         dx, offset celeron_brand ; Assume this is a the special case (see Table 9)
   mov
         byte ptr[di], 3
                                    ; Is this a B1 Celeron?
   cmp
         print common
   jе
not_b1_celeron:
        eax, 0F13h
   cmp
   jae
         not xeon mp
          dx, offset xeon_mp_brand
                                    ; Early "Intel(R) Xeon(R) processor MP"?
   mov
         byte ptr [di], OBh
   cmp
         print common
   jе
   mov
        dx, offset xeon brand
                                    ; Early "Intel(R) Xeon(R) processor"?
       byte ptr[di], 0Eh
   cmp
         print_common
   jе
not xeon mp:
         dx, word ptr [di+1] ; Load DX with the offset of the brand string
   mov
          print common
   jmp
```



```
print unknown type:
        dx, offset unknown_msg ; if neither, print unknown
print_common:
   mov
        ah, 9h
         21h
   int
; print family, model, and stepping
print_family:
   mov
         dx, offset cr_lf
   mov
          ah, 9h
         21h
   int
         dx, offset signature_msg
   mov
        ah, 9h
   mov
         21h
   int
        eax, dword ptr _cpu_signature
   mov
        cx, 8
   mov
print_signature:
; print all 8 digits of the processor signature EAX[31:0]
   rol
         eax, 4
                                      ; Moving EAX[31:28] into EAX[3:0]
   mov
        dl, al
        dl, 0fh
   and
        dl, '0'
                                     ; Convert the nibble to ASCII number
   add
         dl, '9'
   cmp
         @f
   jle
         dl, 7
   add
@@:
   push
        eax
   mov
        ah, 2
          21h
                                      ; print lower nibble of ext family
   int
          eax
   pop
   loop
         print signature
   push
         eax
         dx, offset family_msg
   mov
         ah, 9h
   mov
   int
         21h
   pop
         eax
        ah, 0Fh
                                      ; Check if Ext Family ID must be added
   and
         ah, 0Fh
                                      ; to the Family ID to get the true 8-bit
   cmp
                                      ; Family value to print.
         @f
   jne
         dl, ah
   mov
   ror
         eax, 12
                                     ; Place ext family in AH
   add
        ah, dl
@@:
   mov
         al, ah
   ror
         ah, 4
   and
         ax, 0F0Fh
        ax, 3030h
                                     ; convert AH and AL to ASCII digits
   add
```



```
ah, '9'
   cmp
   j1
           @f
           ah, 7
   \operatorname{\mathsf{add}}
@@:
          al, '9'
   cmp
   j1
           @f
   add
           al, 7
@@:
   push
           eax
   mov
           dl, ah
                                            ; Print upper nibble Family[7:4]
           ah, 2
   mov
           21h
   int
           eax
   pop
          dl, al
                                            ; Print lower nibble Family[3:0]
   mov
         ah, 2
   mov
   int
           21h
print_model:
           dx, offset model msg
   mov
          ah, 9h
   mov
   int
           21h
          eax, dword ptr _cpu_signature
; If the Family_ID = 06h or Family_ID = 0Fh (Family_ID is EAX[11:8])
; then we must shift and add the Extended_Model_ID to Model_ID
           ah, 0Fh
   and
   cmp
          ah, 0Fh
   jе
          @f
         ah, 06h
   cmp
        no_ext_model
   jne
@@:
         eax, 4
ax, 0F00Fh
   shr
                                            ; ext model into AH[7:4], model into AL[3:0]
   and
          ah, al
   add
no ext model:
   mov
          al, ah
          ah, 4
   shr
   and
         ax, 0F0Fh
   add
         ax, 3030h
                                            ; convert AH and AL to ASCII digits
           ah, '9'
   cmp
           @f
   jl
           ah, 7
   add
           al, '9'
   cmp
           @f
   j1
   add
           al, 7
@@:
   push
           eax
          dl, ah
                                            ; print upper nibble Model[7:4]
   mov
          ah, 2
   mov
```



```
int
         21h
   pop
         eax
       dl, al
                                           ; print lower nibble Model[3:0]
   mov
       ah, 2
   mov
        21h
   int
print_stepping:
   mov
         dx, offset stepping_msg
   mov
         ah, 9h
   int
         21h
        eax, dword ptr _cpu_signature
   mov
        dl, al
   mov
       dl, 0Fh
   and
       dl, '0'
   add
   cmp dl, '9'
       @f
   jle
   add
        dl, 7
@@:
       ah, 2
   mov
        21h
   int
       dx, offset cr lf
       ah, 9h
   mov
       21h
   int
print_upgrade:
   mov eax, dword ptr _cpu_signature
   test ax, 1000h
                                          ; check for turbo upgrade
         check_dp
   jz
   mov dx, offset turbo msg
   mov ah, 9h
   int
       21h
   jmp print_features
check dp:
   test ax, 2000h
                                    ; check for dual processor
         print_features
   jz
         dx, offset dp_msg
   mov
   mov
       ah, 9h
   int
        21h
print features:
   test dword ptr _features_edx, FPU_FLAG ; check for FPU
       check_VME
   jz
        dx, offset fpu_msg ah, 9h
   mov
   mov
        21h
   int
check VME:
   test dword ptr _features_edx, VME_FLAG ; check for VME
         check DE
         dx, offset vme msg
   mov
        ah, 9h
   mov
   int
check_DE:
   test dword ptr _features_edx, DE_FLAG ; check for DE
   jΖ
         check PSE
```



```
dx, offset de_msg
  mov
  mov
         ah, 9h
  int
         21h
check PSE:
  test dword ptr _features_edx, PSE_FLAG ; check for PSE
  jz
        check TSC
       dx, offset pse_msg
  mov
       ah, 9h
  mov
  int
        21h
check TSC:
  test dword ptr features edx, TSC FLAG ; check for TSC
        check MSR
   jz
  mov dx, offset tsc_msg
  mov ah, 9h
  int 21h
check MSR:
  test dword ptr _features_edx, MSR_FLAG ; check for MSR
       check_PAE
   jΖ
        dx, offset msr msg
  mov
       ah, 9h
  mov
        21h
  int
check PAE:
  test dword ptr _features_edx, PAE_FLAG ; check for PAE
       check_MCE
  jz
       dx, offset pae msg
  mov
       ah, 9h
  mov
  int
        21h
check_MCE:
  test dword ptr _features_edx, MCE_FLAG ; check for MCE
       check CX8
  jz
  mov dx, offset mce_msg
  mov ah, 9h
  int
       21h
check CX8:
  test dword ptr _features_edx, CX8_FLAG ; check for CMPXCHG8B
        check_APIC
   jz
       dx, offset cx8_msg
  mov
       ah, 9h
  mov
  int
      21h
check_APIC:
  test dword ptr _features_edx, APIC_FLAG ; check for APIC
        check SEP
   jΖ
  mov
         dx, offset apic msg
        ah, 9h
  mov
  int
        21h
check SEP:
   test dword ptr _features_edx, SEP_FLAG ; Check for Fast System Call
   jz check MTRR
       _cpu_type, 6
   cmp
                                             ; Determine if Fast System
   jne
        print sep
                                             ; Calls are supported.
       eax, dword ptr _cpu_signature
  mov
       al, 33h
  cmp
```

#### **Program Examples**



```
jb
         print_no_sep
print_sep:
       dx, offset sep_msg
  mov
         ah, 9h
   mov
         21h
   int
   jmp check MTRR
print_no_sep:
       dx, offset no_sep_msg
  mov
         ah, 9h
   int
         21h
check_MTRR:
   test dword ptr _features_edx, MTRR_FLAG ; check for MTRR
         check PGE
   jΖ
       dx, offset mtrr msg
   mov
       ah, 9h
   mov
   int
       21h
check PGE:
   test dword ptr _features_edx, PGE_FLAG ; check for PGE
         check MCA
   jz
        dx, offset pge_msg
   mov
   mov
       ah, 9h
   int
       21h
check MCA:
  test dword ptr _features_edx, MCA_FLAG ; check for MCA
       check_CMOV
   jz
   mov
         dx, offset mca msg
       ah, 9h
   mov
   int
        21h
check CMOV:
   test dword ptr _features_edx, CMOV_FLAG ; check for CMOV
        check PAT
   jz
         dx, offset cmov_msg
   mov
         ah, 9h
   mov
   int
         21h
check_PAT:
   test dword ptr _features_edx, PAT_FLAG ; Page Attribute Table?
        check PSE36
   jz
       dx, offset pat msg
       ah, 9h
   mov
        21h
   int
check PSE36:
   test dword ptr features edx, PSE36 FLAG ; Page Size Extensions?
         check PSNUM
   jz
       dx, offset pse36_msg
   mov
   mov ah, 9h
   int
       21h
check PSNUM:
   test dword ptr _features_edx, PSNUM_FLAG ; check for processor serial number
   jz
         check_CLFLUSH
   mov
         dx, offset psnum msg
         ah, 9h
   mov
   int
        21h
```



```
check CLFLUSH:
   test dword ptr _features_edx, CLFLUSH_FLAG ; check for Cache Line Flush
         check_DTS
        dx, offset clflush_msg
   mov
       ah, 9h
  mov
  int
        21h
check DTS:
  test dword ptr _features_edx, DTS_FLAG ; check for Debug Trace Store
   jz
        check_ACPI
        dx, offset dts msg
   mov
   mov
         ah, 9h
        21h
   int
check_ACPI:
  test dword ptr _features_edx, ACPI_FLAG
                                           ; check for processor serial number
        check MMX
       dx, offset acpi_msg
   mov
       ah, 9h
   mov
         21h
   int
check MMX:
  test dword ptr features edx, MMX FLAG ; check for MMX technology
   jΖ
        check_FXSR
       dx, offset mmx msg
  mov
   mov
       ah, 9h
  int 21h
check FXSR:
  test dword ptr _features_edx, FXSR_FLAG ; check for FXSR
         check SSE
   jz
       dx, offset fxsr_msg
   mov
       ah, 9h
   mov
   int
       21h
check_SSE:
  test dword ptr _features_edx, SSE_FLAG ; check for Streaming SIMD
        check_SSE2; Extensions
   jΖ
         dx, offset sse msg
   mov
   mov
         ah, 9h
   int
         21h
check SSE2:
  test dword ptr _features_edx, SSE2_FLAG ; check for Streaming SIMD
   jz
        check SS
                                              ; Extensions 2
       dx, offset sse2 msg
   mov
       ah, 9h
  mov
  int
         21h
check SS:
  test dword ptr _features_edx, SS_FLAG ; check for Self Snoop
         check_HTT
   jz
       dx, offset ss msg
  mov
   mov
       ah, 9h
   int
       21h
check_HTT:
   test dword ptr _features_edx, HTT_FLAG
                                        ; check for Hyper-Threading Technology
   jΖ
        check IA64
       eax, dword ptr _features_ebx
   mov
   shr eax, 16
                                              ; Place the logical processor count in AL
```



```
ah, ah
                                             ; clear AH.
   xor
          ebx, dword ptr _dcp_cache_eax
   mov
   shr
          ebx, 26
                                             ; Place core count in BL (originally in
                                             ; EAX[31:26])
        bx, 3Fh
                                             ; clear BL preserving the core count
   and
         bl
   inc
   div
         bl
        al, 2
   cmp
         check_IA64
   jl
         dx, offset htt msg
                                            ; Supports HTT
   mov
          ah, 9h
   int
          21h
check_IA64:
   test dword ptr features edx, IA64 FLAG ; check for IA64 capabilites
         check TM
         dx, offset ia64_msg
   mov
        ah, 9h
   mov
          21h
   int
check TM:
   test dword ptr features edx, TM FLAG ; check for Thermal Monitor
         check PBE
   jz
         dx, offset tm msg
   mov
   mov
        ah, 9h
         21h
   int
check PBE:
   test dword ptr _features_edx, PBE_FLAG ; check for Pending Break Event
          check sse3
         dx, offset pbe msg
   mov
        ah, 9h
   mov
   int
         21h
check_sse3:
   test dword ptr _features_ecx, SSE3_FLAG ; check for SSE3 instructions
         check dtes64
   jΖ
         dx, offset sse3 msg
   mov
   mov
         ah, 9h
   int
          21h
check dtes64:
   test dword ptr features ecx, DTES64 FLAG
   jz
         check monitor
        dx, offset dtes64 msg
   mov
        ah, 9h
   mov
   int
         21h
check monitor:
   test dword ptr _features_ecx, MONITOR_FLAG; check for monitor/mwait instructions
          check_ds_cpl
   jΖ
        dx, offset monitor msg
   mov
   mov
        ah, 9h
        21h
   int
check_ds_cpl:
   test dword ptr _features_ecx, DS_CPL_FLAG ; check for DS_CPL
   jz
          check VMX
   mov
          dx, offset ds_cpl_msg
         ah, 9h
   mov
   int
         21h
```



```
check VMX:
        dword ptr _features_ecx, VMX_FLAG ; check for virtualization Technology?
   test
         check SMX
   jz
        dx, offset vmx_msg
   mov
   mov
       ah, 9h
        21h
   int
check_SMX:
  test dword ptr _features_ecx, SMX_FLAG ; Trusted Execution Technology?
       check_EIST
   jΖ
   mov
         dx, offset smx msg
        ah, 9h
   mov
  int 21h
check EIST:
                                           ; check for EIST
   test dword ptr features ecx, EIST FLAG
        check_TM2
       dx, offset eist_msg
   mov
       ah, 9h
   mov
   int
         21h
check TM2:
   test dword ptr _features_ecx, TM2_FLAG ; check for Thermal Monitor 2
   jΖ
        check SSSE3
       dx, offset tm2 msg
   mov
       ah, 9h
   int 21h
check SSSE3:
   test dword ptr _features_ecx, SSSE3_FLAG ; check for SSSE3
         check CID
   jz
       dx, offset ssse3_msg
   mov
  mov ah, 9h
  int
       21h
check CID:
  test dword ptr _features_ecx, CID_FLAG ; check for L1 Context ID
       check_CX16
   jz
         dx, offset cid msg
   mov
        ah, 9h
  mov
        21h
   int
check CX16:
   test dword ptr features ecx, CX16 FLAG ; check for CMPXCHG16B
        check_XTPR
       dx, offset cx16_msg
   mov
       ah, 9h
   mov
   int
         21h
check XTPR:
  test dword ptr _features_ecx, XTPR_FLAG ; check for echo Task Priority
   jz
        check PDCM
       dx, offset xtpr_msg
   mov
       ah, 9h
   mov
       21h
  int
check PDCM:
   test dword ptr _features_ecx, PDCM_FLAG ; check for echo Task Priority
   jz
         check DCA
       dx, offset pdcm_msg
   mov
   mov ah, 9h
```

#### **Program Examples**

21h

int



```
check_DCA:
  test dword ptr _features_ecx, DCA_FLAG ; ; Direct Cache Access?
         check SSE4 1
   jΖ
       dx, offset dca msg
   mov
       ah, 9h
   mov
       21h
  int
check SSE4 1:
   test dword ptr _features_ecx, SSE4_1_FLAG ; SSE4.1 Instructions?
         check SSE4 2
         dx, offset sse4 1 msg
   mov
       ah, 9h
   mov
   int
       21h
check SSE4 2:
   test dword ptr _features_ecx, SSE4_2_FLAG ; SSE4.2 Instructions?
         check_X2APIC
   jz
         dx, offset sse4 2 msg
   mov
   mov
         ah, 9h
         21h
   int
check_X2APIC:
  test dword ptr _features_ecx, X2APIC_FLAG ; x2APIC Supported?
         check MOVBE
   mov
       dx, offset x2apic_msg
       ah, 9h
  mov
         21h
  int
check MOVBE:
  test dword ptr _features_ecx, MOVBE_FLAG ; MOVBE Supported?
         check_NNI POPCNT
   jz
       dx, offset movbe msg
  mov
   mov ah, 9h
   int
       21h
check NNI POPCNT:
   test dword ptr _features_ecx, NNI_POPCNT_FLAG ; NNI POPCNT Supported?
         check XSAVE
   jz
         dx, offset nni_popcnt_msg
   mov
       ah, 9h
   mov
   int
        21h
check XSAVE:
  test dword ptr features ecx, XSAVE FLAG ; XSAVE Supported?
        check_OSXSAVE
   jz
        dx, offset xsave_msg
   mov
         ah, 9h
   mov
        21h
   int
check OSXSAVE:
  test dword ptr _features_ecx, OSXSAVE_FLAG ; OSXSAVE Supported and Enabled?
   jz
         check LAHF
       dx, offset osxsave_msg
   mov
       ah, 9h
   mov
   int
       21h
check LAHF:
   test dword ptr _ext_funct_1_ecx, LAHF_FLAG ; check for LAHF/SAHF instructions
         check_SYSCALL
   jz
   mov dx, offset LAHF_msg
```



```
ah, 9h
   mov
   int
          21h
check SYSCALL:
                                                ; check for SYSCALL/SYSRET instructions
   test dword ptr _ext_funct_1_edx, SYSCALL_FLAG
         check XD
   jΖ
        dx, offset syscall msg
       ah, 9h
   mov
        21h
   int
check XD:
   test dword ptr _ext_funct_1_edx, XD_FLAG ; Check for Execute Disable
         check RDTSCP
   jz
        dx, offset xd_bit_msg
   mov
       ah, 9h
   mov
       21h
   int
check RDTSCP:
   test dword ptr _ext_funct_1_edx, RDTSCP_FLAG ; Check for the RDTSCP instruction
   jz
         check_EM64T
         dx, offset rdtscp_msg
   mov
   mov
         ah, 9h
        21h
   int
check EM64T:
   test dword ptr ext funct 1 edx, EM64T FLAG ; check for Intel EM64T
        check_TSCINV
   mov
        dx, offset em64t msg
        ah, 9h
   mov
         21h
   int
check TSCINV:
  test dword ptr _ext_funct_7_edx, TSCINV_FLAG ; check for TSC invariance
         check TRBOBST
   jΖ
       dx, offset tscinv msg
   mov
       ah, 9h
       21h
  int
check TRBOBST:
   test dword ptr funct 6 eax, TRBOBST FLAG ; check for Turbo Boost
         check_DIGTHRM
   jz
         dx, offset trbobst_msg
   mov
  mov
       ah, 9h
       21h
  int
check DIGTHRM:
   test dword ptr _funct_6_eax, DIGTHRM_FLAG
                                            ; check for Digital Themal sensor
        end_print
   jz
         dx, offset digthrm msg
   mov
         ah, 9h
   mov
        21h
   int
       end_print
   jmp
not GenuineIntel:
        dx, offset not_intel
         ah, 9h
   mov
   int
        21h
end print:
   mov dx, offset cr_lf
         ah, 9h
   mov
   int
         21h
```

### **Program Examples**



ret print endp

end start



## **Example 10-3.Processor Identification Procedure in the C Language**

```
/* FILENAME: CPUID3 C
/* Copyright (c) Intel Corporation 1994-2009
                                                                            */
/*
                                                                            */
/* This program has been developed by Intel Corporation. Intel has
                                                                            */
/* various intellectual property rights which it may assert under
                                                                            */
/* certain circumstances, such as if another manufacturer's
                                                                            */
/* processor mis-identifies itself as being "GenuineIntel" when
                                                                            */
/* the CPUID instruction is executed.
/*
                                                                            */
/* Intel specifically disclaims all warranties, express or implied,
/* and all liability, including consequential and other indirect
/* damages, for the use of this program, including liability for
/* infringement of any proprietary rights, and including the
/* warranties of merchantability and fitness for a particular
/* purpose. Intel does not assume any responsibility for any
/* errors which may appear in this program nor any responsibility
/* to update it.
/*
                                                                            */
                                                                            */
/*
/* This program contains three parts:
/* Part 1: Identifies CPU type in the variable _cpu_type:
                                                                            */
/* Part 2: Identifies FPU type in the variable fpu type:
                                                                            */
                                                                            */
/*
/* Part 3: Prints out the appropriate message.
                                                                            */
/\!\star If this code is assembled with no options specified and linked
/* with the cpuid3a module, it is assumed to correctly identify
/* the current Intel 8086/8088, 80286, 80386, 80486, Pentium(R),
/* Pentium(R) Pro, Pentium(R) II processors, Pentium(R) II Xeon(R)
/* processors, Pentium(R) II Overdrive(R) processors, Intel(R)
/* \ \texttt{Celeron} \ (\texttt{R}) \ \ \texttt{processors}, \ \ \texttt{Pentium} \ (\texttt{R}) \ \ \texttt{III} \ \ \texttt{processors}, \ \ \texttt{Pentium} \ (\texttt{R})
/* III Xeon(R) processors, Pentium(R) 4 processors, Intel(R)
/* Xeon(R) processors DP and MP, Intel(R) Core(TM) processors,
/* Intel(R) Core(TM)2 processors and Intel(R) Core(TM) i7
/* processors when executed in the real-address mode. */
#define FPU FLAG
                           0×0001
#define VME FLAG
                           0 \times 0002
#define DE FLAG
                           0x0004
#define PSE FLAG
                           0x0008
#define TSC_FLAG
                           0x0010
#define MSR FLAG
                           0x0020
#define PAE FLAG
                           0x0040
#define MCE FLAG
                           0 \times 0.080
#define CX8 FLAG
                           0 \times 0100
#define APIC FLAG
                           0x0200
#define SEP FLAG
                           0x0800
#define MTRR FLAG
                          0x1000
#define PGE FLAG
                           0x2000
#define MCA FLAG
                           0x4000
#define CMOV FLAG
                           0x8000
#define PAT FLAG
                           0x10000
#define PSE36 FLAG
                           0x20000
#define PSNUM_FLAG
                           0x40000
#define CLFLUSH FLAG
                           0x80000
#define DTS FLAG
                           0x200000
#define ACPI_FLAG
                           0x400000
#define MMX FLAG
                           0x800000
#define FXSR_FLAG
                           0x1000000
```

#### **Program Examples**



```
#define SSE FLAG
                         0x2000000
 #define SSE2 FLAG
                         0x4000000
 #define SS_FLAG
                         0x8000000
                       0x10000000
0x20000000
 #define HTT FLAG
 #define TM FLAG
 #define IA64 FLAG
                       0x40000000
#define PBE FLAG
                       0x80000000
#define SSE3 FLAG
                       0x0001
#define DTES64_FLAG
                         0x0004
#define MONITOR FLAG
                         0x0008
 #define DS CPL FLAG
                         0x0010
 #define VMX FLAG
                         0x0020
 #define SMX FLAG
                         0x0040
 #define EIST FLAG
                        0×0080
 #define TM2 FLAG
                        0x0100
 #define SSSE3 FLAG
                        0x0200
 #define CID FLAG
                        0 \times 0400
 #define CX16 FLAG
                        0x2000
 #define XTPR_FLAG
                        0x4000
 #define PDCM_FLAG
                         0x8000
 #define DCA FLAG
                         0x40000
#define NNI_POPCNT_FLAG 0x800000
#define XSAVE_FLAG 0x4000000
                     0x8000000
#define OSXSAVE FLAG
 #define LAHF_FLAG
                         0x00000001
 #define EM64T FLAG
                         0x20000000
                     0x000000
0x00100000
00000100
 #define SYSCALL_FLAG
 #define XD FLAG
                     0x00000100
0x00000002
 #define TSCINV FLAG
 #define TRBOBST FLAG
 #define DIGTHERM FLAG
                      0x0000001
 #define RDTSCP_FLAG
                         0x8000000
extern char cpu type;
extern char fpu type;
 extern char cpuid_flag;
extern char intel CPU;
extern char vendor_id[12];
extern long cpu signature;
extern long features ecx;
extern long features_edx;
extern long features_ebx;
extern long funct 6 eax;
extern long funct 6 ebx;
extern long funct 6 ecx;
extern long funct_6_edx;
extern long cache eax;
 extern long cache_ebx;
 extern long cache ecx;
 extern long cache_edx;
 extern long dcp cache eax;
 extern long dcp_cache_ebx;
 extern long dcp_cache_ecx;
 extern long dcp cache edx;
```



```
extern long ext funct 1 eax;
extern long ext_funct_1_ebx;
extern long ext funct 1 ecx;
extern long ext funct 1 edx;
extern long ext funct 7 eax;
extern long ext_funct_7_ebx;
extern long ext_funct_7_ecx;
extern long ext_funct_7_edx;
extern char brand string[48];
extern int brand id;
long cache_temp;
long celeron flag;
long pentiumxeon flag;
struct brand_entry {
         brand_value;
   long
    char
            *brand string;
#define brand_table_size 20
struct brand entry brand table[brand table size] = {
   0x01, " Genuine Intel(R) Celeron(R) processor",
   0x02, " Genuine Intel(R) Pentium(R) III processor",
   0x03, " Genuine Intel(R) Pentium(R) III Xeon(R) processor",
   0x04, " Genuine Intel(R) Pentium(R) III processor",
   0x06, " Genuine Mobile Intel(R) Pentium(R) III Processor - M",
   0x07, " Genuine Mobile Intel(R) Celeron(R) processor",
   0x08, " Genuine Intel(R) Pentium(R) 4 processor",
   0x09, " Genuine Intel(R) Pentium(R) 4 processor",
   0x0A, " Genuine Intel(R) Celeron(R) processor",
   0x0B, " Genuine Intel(R) Xeon(R) processor",
   0x0C, " Genuine Intel(R) Xeon(R) Processor MP",
   0x0E, " Genuine Mobile Intel(R) Pentium(R) 4 Processor - M",
   0x0F, " Genuine Mobile Intel(R) Celeron(R) processor",
   0x11, " Mobile Genuine Intel(R) processor",
   0x12, " Genuine Mobile Intel(R) Celeron(R) M processor",
   0x13, " Genuine Mobile Intel(R) Celeron(R) processor",
   0x14, " Genuine Intel(R) Celeron(R) processor",
   0x15, " Mobile Genuine Intel(R) processor",
   0x16, " Genuine Intel(R) Pentium(R) M processor",
   0x17, " Genuine Mobile Intel(R) Celeron(R) processor",
};
void
      get cpu type();
void
       get fpu type();
int
       print();
int main() {
    get cpu type();
   get fpu type();
    print();
   return(0);
int print() {
   int brand_index = 0;
   int family = 0;
```



```
int model = 0;
printf("This processor:");
if (cpuid flag == 0) {
   switch (cpu_type) {
   case 0:
       printf("n 8086/8088 processor");
       if (fpu_type) printf(" and an 8087 math coprocessor");
       break;
   case 2:
       printf("n 80286 processor");
       if (fpu type) printf(" and an 80287 math coprocessor");
   case 3:
       printf("n 80386 processor");
       if (fpu_type == 2)
          printf(" and an 80287 math coprocessor");
       else if (fpu_type)
           printf(" and an 80387 math coprocessor");
       break;
   case 4:
       if (fpu type)
           printf("n 80486DX, 80486DX2 processor or 80487SX math coprocessor");
           printf("n 80486SX processor");
       break;
   default:
       printf("n unknown processor");
else {
/* using cpuid instruction */
   if (intel_CPU) {
       if (brand string[0]) {
           brand index = 0;
           while ((brand_string[brand_index] == ' ') && (brand_index < 48))</pre>
               brand_index++;
           if (brand index != 48)
               printf(" %s", &brand_string[brand_index]);
       else if (cpu_type == 4) {
           switch ((cpu_signature>>4) & 0xf) {
           case 0:
           case 1:
               printf(" Genuine Intel486(TM) DX processor");
               break;
           case 2:
               printf(" Genuine Intel486(TM) SX processor");
               break;
           case 3:
               printf(" Genuine IntelDX2(TM) processor");
               break;
           case 4:
               printf(" Genuine Intel486(TM) processor");
               break;
           case 5:
               printf(" Genuine IntelSX2(TM) processor");
               break;
           case 7:
               printf(" Genuine Write-Back Enhanced \
                  IntelDX2(TM) processor");
               break:
```



```
case 8:
       printf(" Genuine IntelDX4(TM) processor");
   default:
       printf(" Genuine Intel486(TM) processor");
else if (cpu_type == 5)
   printf(" Genuine Intel Pentium(R) processor");
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 1))
   printf(" Genuine Intel Pentium(R) Pro processor");
else if ((cpu type == 6) && (((cpu signature >> 4) & 0xf) == 3))
   printf(" Genuine Intel Pentium(R) II processor, model 3");
else if (((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 5)) | |
           ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 7)))
   celeron flag = 0;
   pentiumxeon_flag = 0;
    cache_temp = cache_eax & 0xFF000000;
    if (cache temp == 0x40000000)
       celeron_flag = 1;
    if ((cache temp >= 0x44000000) && (cache temp <= 0x45000000))
       pentiumxeon flag = 1;
   cache temp = cache eax & 0xFF0000;
    if (cache temp == 0x400000)
       celeron_flag = 1;
    if ((cache temp >= 0x440000) && (cache temp <= 0x450000))
       pentiumxeon flag = 1;
    cache temp = cache eax & 0xFF00;
    if (cache temp == 0x4000)
       celeron_flag = 1;
    if ((cache temp >= 0x4400) && (cache temp <= 0x4500))
       pentiumxeon_flag = 1;
    cache temp = cache ebx & 0xFF000000;
    if (cache temp == 0x40000000)
       celeron_flag = 1;
    if ((cache_temp >= 0x44000000) && (cache_temp <=0x45000000))</pre>
       pentiumxeon_flag = 1;
   cache temp = cache ebx & 0xFF0000;
    if (cache temp == 0x400000)
       celeron_flag = 1;
    if ((cache_temp >= 0x440000) && (cache_temp <= 0x450000))</pre>
       pentiumxeon_flag = 1;
    cache temp = cache ebx & 0xFF00;
    if (cache temp == 0x4000)
       celeron_flag = 1;
    if ((cache temp >= 0x4400) && (cache temp <= 0x4500))
       pentiumxeon_flag = 1;
    cache temp = cache ebx & 0xFF;
    if (cache\_temp == 0x40)
       celeron_flag = 1;
    if ((cache temp >= 0x44) && (cache temp <= 0x45))
       pentiumxeon_flag = 1;
    cache temp = cache ecx & 0xFF000000;
```



```
if (cache temp == 0x40000000)
    celeron flag = 1;
if ((cache_temp >= 0x44000000) && (cache_temp <= 0x45000000))</pre>
    pentiumxeon flag = 1;
cache temp = cache ecx & 0xFF0000;
if (cache temp == 0x400000)
   celeron flag = 1;
if ((cache_temp >= 0x440000) && (cache_temp <= 0x450000))</pre>
   pentiumxeon flag = 1;
cache temp = cache ecx & 0xFF00;
if (cache\_temp == 0x4000)
   celeron_flag = 1;
if ((cache_temp >= 0x4400) && (cache_temp <= 0x4500))</pre>
   pentiumxeon flag = 1;
cache_temp = cache_ecx & 0xFF;
if (cache\_temp == 0x40)
    celeron flag = 1;
if ((cache_temp >= 0x44) && (cache_temp <= 0x45))</pre>
    pentiumxeon flag = 1;
cache_temp = cache_edx & 0xFF000000;
if (cache temp == 0x40000000)
   celeron flag = 1;
if ((cache_temp >= 0x44000000) && (cache_temp <= 0x45000000))</pre>
   pentiumxeon flag = 1;
cache_temp = cache_edx & 0xFF0000;
if (cache temp == 0x400000)
   celeron flag = 1;
if ((cache_temp >= 0x440000) && (cache_temp <= 0x450000))
   pentiumxeon_flag = 1;
cache_temp = cache_edx & 0xFF00;
if (cache temp == 0x4000)
   celeron_flag = 1;
if ((cache temp >= 0x4400) && (cache temp <= 0x4500))
    pentiumxeon flag = 1;
cache_temp = cache_edx & 0xFF;
if (cache temp == 0x40)
   celeron flag = 1;
if ((cache temp >= 0x44) && (cache temp <= 0x45))
   pentiumxeon flag = 1;
if (celeron flag == 1)
   printf(" Genuine Intel Celeron(R) processor, model 5");
else
    if (pentiumxeon_flag == 1) {
       if (((cpu signature >> 4) \& 0x0f) == 5)
           printf(" Genuine Intel Pentium(R) II Xeon(R) processor");
           printf(" Genuine Intel Pentium(R) III Xeon(R) processor,");
           printf(" model 7");
    else {
       if (((cpu\_signature >> 4) \& 0x0f) == 5) {
           printf(" Genuine Intel Pentium(R) II processor, model 5 ");
           printf("or Intel Pentium(R) II Xeon(R) processor");
```



```
else {
               printf(" Genuine Intel Pentium(R) III processor, model 7");
               printf(" or Intel Pentium(R) III Xeon(R) processor,");
               printf(" model 7");
       }
   }
else if ((cpu_type == 6) && (((cpu_signature >> 4) & 0xf) == 6))
   printf(" Genuine Intel Celeron(R) processor, model 6");
else if ((features ebx & 0xff) != 0) {
   while ((brand index < brand table size) &&
       ((features_ebx & 0xff) != brand_table[brand_index].brand_value))
       brand index++;
   if (brand index < brand table size) {</pre>
       if ((cpu signature == 0x6B1) &&
           (brand table[brand index].brand value == 0x3))
           printf(" Genuine Intel(R) Celeron(R) processor");
       else if ((cpu signature < 0xF13) &&
           (brand table[brand index].brand value == 0x0B))
           printf(" Genuine Intel(R) Xeon(R) processor MP");
       else if ((cpu signature < 0xF13) &&
           (brand_table[brand_index].brand_value == 0x0E))
           printf(" Genuine Intel(R) Xeon(R) processor");
       else
           printf("%s", brand_table[brand_index].brand_string);
   else
       printf("n unknown Genuine Intel processor");
else
   printf("n unknown Genuine Intel processor");
printf("\nProcessor Signature / Version Information: %08X", cpu signature);
if (cpu type == 0x0f) {
    family = (int)((cpu signature >> 20) & 0x0ff);
if ((cpu_type == 0x0f) || (cpu_type == 0x06)) {
   model = (int)((cpu_signature >> 12) & 0x0f0);
}
printf("\nProcessor Family: %2X", (family + (int)cpu_type));
printf("\nModel:\2X", (model + (int)((cpu\_signature>>4)\&0xf)));
printf("\nStepping: %X\n", (int)(cpu_signature&0xf));
if (cpu signature & 0x1000)
   printf("\nThe processor is an OverDrive(R) processor");
else if (cpu_signature & 0x2000)
   printf("\nThe processor is the upgrade processor in a dual processor system");
if (features edx & FPU FLAG)
   printf("\n- Contains an x87 floating point unit");
if (features edx & VME FLAG)
   printf("\n- Supports virtual mode extensions");
if (features_edx & DE_FLAG)
   printf("\n- Supports the debugging extensions");
if (features_edx & PSE_FLAG)
   printf("\n- Supports page size extensions");
if (features_edx & TSC_FLAG)
```



```
printf("\n- Supports time stamp counter");
if (features edx & MSR FLAG)
   printf("\n- Supports Model Specific Registers");
if (features edx & PAE FLAG)
   printf("\n- Supports Physical Address extension");
if (features edx & MCE FLAG)
   printf("\n- Supports Machine Check Exceptions");
if (features edx & CX8 FLAG)
   printf("\n- Supports the CMPXCHG8B instruction");
if (features edx & APIC FLAG)
   printf("\n- Contains an on-chip APIC");
if (features edx & SEP FLAG) {
   if ((cpu type == 6) && ((cpu signature & 0xff) < 0x33))
       printf("\n- Does not support the Fast System Call");
   else
       printf("\n- Supports the Fast System Call");
if (features edx & MTRR FLAG)
   printf("\n- Supports Memory Type Range Registers");
if (features edx & PGE FLAG)
   printf("\n- Supports Page Global Enable");
if (features_edx & MCA_FLAG)
   printf("\n- Supports the Machine Check Architecture");
if (features_edx & CMOV_FLAG)
   printf("\n- Supports the Conditional Move instructions");
if (features edx & PAT FLAG)
   printf("\n- Supports the Page Attribute Table");
if (features edx & PSE36 FLAG)
   printf("\n- Supports the 36-bit Page Size Extension");
if (features edx & PSNUM FLAG)
   printf("\n- Supports the Processor Serial Number");
if (features edx & CLFLUSH FLAG)
   printf("\n- Supports the CLFLUSH instruction");
if (features edx & DTS FLAG)
   printf("\n- Supports the Debug Trace Store feature");
if (features_edx & ACPI_FLAG)
   printf("\n- Supports ACPI registers in MSR space");
if (features_edx & MMX FLAG)
   printf("\n- Supports Intel Architecture MMX(TM) Technology");
if (features_edx & FXSR_FLAG)
   printf("\n- Supports the FXSAVE and FXSTOR instructions");
if (features_edx & SSE_FLAG)
   printf("\n- Supports the SSE extensions");
if (features edx & SSE2 FLAG)
   printf("\n- Supports the SSE2 extensions");
if (features_edx & SS_FLAG)
   printf("\n- Supports Self-Snoop");
if ((features edx & HTT FLAG) &&
    (((features ebx >> 16) \& 0x0FF) / (((dcp cache eax >> 26) \& 0x3F) + 1) > 1))
   printf("\n- Supports Hyper-Threading Technology");
if (features_edx & TM_FLAG)
   printf("\n- Implements the Thermal Monitor control circuitry");
if (features edx & IA64 FLAG)
   printf("\n\$s\n\$s", "- Is a member of the Intel(R) Itanium(R) processor family ",
                      "executing IA32 emulation mode");
if (features edx & PBE FLAG)
   printf("\n- Supports Pending Break Event signaling");
if (features_ecx & SSE3_FLAG)
   printf("\n- Supports Streaming SIMD Extensions 3 (SSE3)");
if (features ecx & DTES64 FLAG)
   printf("\n- Supports 64-bit branch history I/O instructions");
if (features ecx & MONITOR FLAG)
```



```
printf("\n- Supports the MONITOR/MWAIT instructions");
       if (features ecx & DS CPL FLAG)
           printf("\n- Supports the Debug Store extensions");
       if (features ecx & VMX FLAG)
           printf("\n- Supports Intel(R) Virtualization Technology");
       if (features ecx & SMX FLAG)
           printf("\n- Supports Safer Mode Extensions");
       if (features ecx & EIST FLAG)
           printf("\n- Supports Enhanced Intel(R) SpeedStep Technology");
       if (features ecx & TM2 FLAG)
           printf("\n- Supports the Thermal Monitor 2 technology");
       if (features ecx & SSSE3 FLAG)
           printf("\n- Supports the Supplemental Streaming SIMD extensions 3");
       if (features_ecx & CID_FLAG)
           printf("\n- Supports L1 data cache context ID");
       if (features ecx & CX16 FLAG)
           printf("\n- Supports the CMPXCHG16B instruction");
       if (features ecx & XTPR FLAG)
           printf("\n- Supports xTPR update control");
       if (features ecx & PDCM FLAG)
           printf("\n- Supports the performance and debug feature indication MSR");
       if (features ecx & DCA FLAG)
           printf("\n- Supports the Direct Cache Access feature");
       if (features_ecx & SSE4_1_FLAG)
           printf("\n- Supports the Streaming SIMD Extensions 4.1");
       if (features ecx & SSE4 2 FLAG)
           printf("\n- Supports the Streaming SIMD Extensions 4.2");
       if (features ecx & X2APIC FLAG)
           printf("\n- Supports extended xAPIC mode (x2APIC)");
       if (features_ecx & MOVBE_FLAG)
           printf("\n- Supports the MOVBE instruction");
       if (features ecx & NNI POPCNT FLAG)
           printf("\n- Supports the NNI POPCNT feature");
       if (features ecx & XSAVE FLAG)
           printf("\n- Supports the XSAVE/XRSTOR extended states feature");
       if (features_ecx & OSXSAVE_FLAG)
           printf("\n- Supports the OSXSAVE extended states feature");
       if (ext_funct_1_ecx & LAHF_FLAG)
           printf("\n- Supports the LAHF & SAHF instructions");
       if (ext_funct_1_edx & XD_FLAG)
           printf("\n- Supports the Execute Disable Bit");
       if (ext_funct_1_edx & RDTSCP_FLAG)
           printf("\n- Supports RDTSCP and IA32_TSC_AUX instructions");
       if (ext funct 1 edx & EM64T FLAG)
           printf("\n- Supports Intel(R) Extended Memory 64 Technology");
       if (ext_funct_1_edx & SYSCALL_FLAG)
           printf("\n- Supports the SYSCALL & SYSRET instructions");
       if (ext_funct_7_edx & TSCINV_FLAG)
           printf("\n- Supports the TSC Invariance feature");
       if (funct 6 eax & TRBOBST FLAG)
           printf("\n- Supports Intel(R) Turbo Boost Technology");
       if (funct_6_eax & DIGTHERM_FLAG)
           printf("\n- Features digital thermal sensor capability");
   else {
       printf("at least an 80486 processor. ");
       printf("\nlt does not contain a Genuine Intel part and as a result, the ");
       printf("\nCPUID detection information cannot be determined.");
printf("\n");
return(0);
```



}



## **Example 10-4.Detecting Denormals-Are-Zero Support**

```
Filename: DAZDTECT.ASM
   Copyright (c) Intel Corporation 2001-2009
   This program has been developed by Intel Corporation. Intel
   has various intellectual property rights which it may assert
   under certain circumstances, such as if another
   manufacturer's processor mis-identifies itself as being
   "GenuineIntel" when the CPUID instruction is executed.
  Intel specifically disclaims all warranties, express or
  implied, and all liability, including consequential and other
  indirect damages, for the use of this program, including
   liability for infringement of any proprietary rights,
   and including the warranties of merchantability and fitness
   for a particular purpose. Intel does not assume any
   responsibility for any errors which may appear in this program
   nor any responsibility to update it.
   This example assumes the system has booted DOS.
   This program runs in real mode.
This program performs the following steps to determine if the
  processor supports the SSE/SSE2 DAZ mode.
  Step 1.Execute the CPUID instruction with an input value of EAX=0 and
   ensure the vendor-ID string returned is "GenuineIntel".
   Step 2.Execute the CPUID instruction with EAX=1. This will load the
   EDX register with the feature flags.
   Step 3. Ensure that the FXSR feature flag (EDX bit 24) is set.
   This indicates the processor supports the FXSAVE and FXRSTOR
   instructions.
   Step 4.Ensure that the XMM feature flag (EDX bit 25) or the EMM feature
   flaq (EDX bit 26) is set. This indicates that the processor supports
   at least one of the SSE/SSE2 instruction sets and its MXCSR control
   register.
   Step 5.Zero a 16-byte aligned, 512-byte area of memory.
   This is necessary since some implementations of FXSAVE do not
   modify reserved areas within the image.
   Step 6.Execute an FXSAVE into the cleared area.
   Step 7.Bytes 28-31 of the FXSAVE image are defined to contain the
   MXCSR_MASK. If this value is 0, then the processor's MXCSR_MASK
   is OxFFBF, otherwise MXCSR MASK is the value of this dword.
   Step 8.If bit 6 of the MXCSR_MASK is set, then DAZ is supported.
;************************
   DOSSEG
   .MODEL small, c
   .STACK
```



```
; Data segment
    .DATA
buffer
             DB
                     512+16 DUP (0)
not intel
                      "This is not an Genuine Intel processor.", ODh, OAh, "$"
noSSEorSSE2 DB
                     "Neither SSE or SSE2 extensions are supported.", ODh, OAh, "$"
no FXSAVE
                     "FXSAVE not supported.", ODh, OAh, "$"
            DB
                      "DAZ bit in MXCSR MASK is zero (clear).", ODh, OAh, "$"
daz mask clear DB
                      "DAZ mode not supported.", ODh, OAh, "$"
no daz DB
supports daz DB
                      "DAZ mode supported.", ODh, OAh, "$"
; Code segment
    .CODE
   .686p
    .XMM
dazdtect PROC NEAR
                  ; Allow assembler to create code that
    .startup
                  ; initializes stack and data segment
                  ; registers
; Step 1.
    ; Verify Genuine Intel processor by checking CPUID generated vendor ID
   mov
          eax, 0
   cpuid
          ebx, 'uneG'
                                ; Compare first 4 letters of Vendor ID
   amp
        notIntelprocessor
                               ; Jump if not Genuine Intel processor
   jne
        edx, 'Ieni'
                               ; Compare next 4 letters of Vendor ID
        notIntelprocessor ; Jump if not Genuine Intel processor
   jne
        ecx, 'letn'
        ecx, 'letn' ; Compare last 4 letters of Vendor ID notIntelprocessor ; Jump if not Genuine Intel processor
   cmp
   jne
; Step 2, 3, and 4
    ; Get CPU feature flags
    ; Verify FXSAVE and either SSE or
   ; SSE2 are supported
   mov
           eax, 1
   cpuid
           edx, 24t
                                 ; Feature Flags Bit 24 is FXSAVE support
   bt
   jnc
          noFxsave
                                 ; jump if FXSAVE not supported
   bt
          edx, 25t
                                 ; Feature Flags Bit 25 is SSE support
          sse_or_sse2_supported ; jump if SSE is not supported
   jс
   bt
           edx, 26t
                                 ; Feature Flags Bit 26 is SSE2 support
                                ; jump if SSE2 is not supported
   jnc
          no sse sse2
sse or sse2 supported:
   ; FXSAVE requires a 16-byte aligned
    ; buffer so get offset into buffer
```



```
bx, OFFSET buffer ; Get offset of the buffer into bx
   mov
   and
          bx, 0FFF0h
          bx, 16t
   add
                                   ; DI is aligned at 16-byte boundary
; Step 5.
   ; Clear the buffer that will be
   ; used for FXSAVE data
   push
         ds
   pop
          es
   mov
          di,bx
   xor
          ax, ax
          cx, 512/2
   mov
   cld
                                    ; Fill at FXSAVE buffer with zeroes
   rep
          stosw
; Step 6.
   fxsave [bx]
; Step 7.
          eax, DWORD PTR [bx] [28t] ; Get MXCSR_MASK
   mov
         eax, 0
                                   ; Check for valid mask
   cmp
         check mxcsr mask
   jne
          eax, 0FFBFh
   mov
                                  ; Force use of default MXCSR_MASK
check mxcsr mask:
; EAX contains MXCSR_MASK from FXSAVE buffer or default mask
; Step 8.
   bt
         eax, 6t
                                    ; MXCSR MASK Bit 6 is DAZ support
         supported
                                    ; Jump if DAZ supported
   jс
          dx, OFFSET daz_mask_clear
   mov
          notSupported
   jmp
supported:
          dx, OFFSET supports_daz ; Indicate DAZ is supported.
   mov
   jmp
          print
notIntelProcessor:
   mov dx, OFFSET not intel
                                  ; Assume not an Intel processor
   jmp
        print
no_sse_sse2:
        dx, OFFSET noSSEorSSE2 ; Setup error message assuming no SSE/SSE2
   mov
   jmp
          notSupported
noFxsave:
          dx, OFFSET no FXSAVE
   mov
notSupported:
        ah, 09h
                                  ; Execute DOS print string function
   mov
          21h
   int
   mov
        dx, OFFSET no daz
print:
        ah, 09h
                                   ; Execute DOS print string function
   mov
```

# **Program Examples**



int 21h

exit:

; Allow assembler to generate code ; that returns control to DOS .exit

ret

dazdtect ENDP

END



### **Example 10-5.Frequency Detection**

```
Filename: FREQUENC.ASM
   Copyright(c) 2003 - 2009 by Intel Corporation
   This program has been developed by Intel Corporation. Intel
   has various intellectual property rights which it may assert
   under certain circumstances, such as if another
   manufacturer's processor mis-identifies itself as being
   "GenuineIntel" when the CPUID instruction is executed.
  Intel specifically disclaims all warranties, express or
  implied, and all liability, including consequential and other
   indirect damages, for the use of this program, including
   liability for infringement of any proprietary rights,
   and including the warranties of merchantability and fitness
   for a particular purpose. Intel does not assume any
   responsibility for any errors which may appear in this program
   nor any responsibility to update it.
   This example assumes the system has booted DOS.
   This program runs in Real mode.
;*******************
  This program performs the following steps to determine the
  processor actual frequency.
; Step 1. Execute the CPUID instruction with an input value of
          EAX=0 and ensure the vendor-ID string returned is
          "GenuineIntel".
; Step 2. Execute the CPUID instruction with EAX=1 to load the
         EDX register with the feature flags.
; Step 3. Ensure that the TSC feature flag (EDX bit 4) is set.
          This indicates the processor supports the Time Stamp
          Counter and RDTSC instruction.
; Step 4. Read the TSC at the beginning of the reference period
; Step 5. Read the TSC at the end of the reference period.
; Step 6. Compute the TSC delta from the beginning and ending
          of the reference period.
; Step 7. Compute the actual frequency by dividing the TSC
          delta by the reference period.
.DOSSEG
   .MODEL small, pascal
   .STACK
include cpufreq.inc
SEG BIOS DATA AREA EQU
                        040h
OFFSET TICK_COUNT EQU
                        06ch
INTERVAL IN TICKS EQU
                        091t
                               ; 18.2 * 5 seconds
PMG_PST_MCNT
                 EQU
                        0E7h
; Code segment
   .CODE
   .686p
```



```
;-----
; Function cpufreq
; This function calculates the Actual and Rounded frequency of
; the processor.
; Input:
        None
; Destroys: EAX, EBX, ECX, EDX
; Output: AX = Measured Frequency
; BX = Reported Frequency
; Assumes: Stack is available
;-----
cpufreg PROC NEAR
  local tscLoDword:DWORD, \
         tscHiDword:DWORD, \
         mhz:WORD, \
         Nearest66Mhz:WORD, \
         Nearest50Mhz:WORD, \
         delta66Mhz:WORD
; Step 1.
; Verify Genuine Intel processor by checking CPUID generated
; vendor ID
         eax, 0
   mov
   cpuid
         ebx, 'uneG'
                       ; Check VendorID = GenuineIntel
   cmp
                            ; not Genuine Intel processor
   jne
         exit
         edx, 'Ieni'
   cmp
        exit
   jne
       ecx, 'letn'
   cmp
       exit
   jne
; Step 2 and 3
   ; Get CPU feature flags
   ; Verify TSC is supported
   mov
         eax, 1
   cpuid
                           ; Flags Bit 4 is TSC support
   bt
        edx, 4t
        exit
                             ; jump if TSC not supported
   jnc
         eax, 0FFF3FF0h
   and
         eax, 000006F0h
   cmp
         _4a_to_5a
   jе
        SEG_BIOS_DATA_AREA
   push
   pop
         si, OFFSET_TICK_COUNT ; The BIOS tick count updates
   mov
   mov
         ebx, DWORD PTR es:[si]; ~ 18.2 times per second.
wait_for_new_tick:
         ebx, DWORD PTR es:[si]; Wait for tick count change
   cmp
```



```
jе
          wait for new tick
; Step 4
   ; **Timed interval starts**
   ; Read CPU time stamp
                                  ; Read & save TSC immediately
        tscLoDword, eax
   mov
                                  ; after a tick
        tscHiDword, edx
   mov
; Set time delay value ticks.
   add ebx, INTERVAL IN TICKS + 1
wait_for_elapsed_ticks:
          ebx, DWORD PTR es:[si]
                                 ; Have we hit the delay?
          wait for elapsed ticks
; Step 5
   ; **Time interval ends**
   ; Read CPU time stamp immediately after tick delay reached.
   rdtsc
step 6:
; Step 6
        eax, tscLoDword edx, tscHiDword
                                ; Calculate TSC delta from
   sub
                                 ; beginning to end of
   sbb
                                  ; interval
   jmp
          step_7
_4a_to_5a:
        ecx, PMG_PST_MCNT
                              ; MSR containing CO_MCNT
   xor
        eax, eax
        edx, edx
   xor
   push SEG BIOS DATA AREA
   pop
         si, OFFSET_TICK_COUNT
                                 ; The BIOS tick count updates
   mov
        ebx, DWORD PTR es:[si] ; ~ 18.2 times per second.
   mov
wait for new tick 4a:
   cmp ebx, DWORD PTR es:[si] ; Wait for tick count change
   jе
         wait_for_new_tick_4a
; Step 4a
  ; **Timed interval starts**
   ; Zero the CO_MCNT
                                  ; Write 0 to C0 MCNT timer
   wrmsr
   ; Set time delay value ticks.
   add ebx, INTERVAL IN TICKS + 1
elapsed ticks 4a:
          ebx, DWORD PTR es:[si] ; Have we hit the delay?
        elapsed ticks 4a
   jne
```



```
; Step 5a
   ; **Time interval ends**
   ; Read CO_MCNT immediately after tick delay reached.
   rdmsr
; Step 7
   ; 54945 = (1 / 18.2) * 1,000,000 This adjusts for MHz.
   ; 54945*INTERVAL_IN_TICKS adjusts for number of ticks in
; interval
   ;
step_7:
         ebx, 54945*INTERVAL_IN_TICKS
   mov
   div ebx
; ax contains measured speed in MHz
   mov mhz, ax
; Find nearest full/half multiple of 66/133 MHz
         dx, dx
   xor
   mov
          ax, mhz
         bx, 3t
   mov
         bx
   mul
         ax, 100t
   add
   mov
        bx, 200t
   div
        bx
   mul
         bx
          dx, dx
   xor
   mov
          bx, 3
   div
          bx
; ax contains nearest full/half multiple of 66/100~\mathrm{MHz}
         Nearest66Mhz, ax
   mov
        ax, mhz
   jge
        delta66
                                    ; ax = abs(ax)
   neg
        ax
delta66:
   ; ax contains delta between actual and nearest 66/133 multiple
   mov Delta66Mhz, ax
   ; Find nearest full/half multiple of 100 MHz
         dx, dx
   mov
        ax, mhz
   add
        ax, 25t
         bx, 50t
   mov
   div
          bx
          bx
   mul
   ; ax contains nearest full/half multiple of 100 \ensuremath{\text{MHz}}
   mov
         Nearest50Mhz, ax
   sub
        ax, mhz
        delta50
   jge
                                    ; ax = abs(ax)
   neg
delta50:
   ; ax contains delta between actual and nearest 50/100 MHz
; multiple
```



```
bx, Nearest50Mhz
           ax, Delta66Mhz
    cmp
           useNearest50Mhz
    jb
          bx, Nearest66Mhz
   mov
   ; Correction for 666 MHz (should be reported as 667 MHZ)
          bx, 666
   \mathtt{cmp}
    jne
           correct666
    inc
correct666:
useNearest50MHz:
   ; bx contains nearest full/half multiple of 66/100/133 MHz
exit:
   mov
           ax, mhz
                                      ; Return the measured
                                      ; frequency in AX
   ret
           ENDP
cpufreq
   END
```

§