





	TABLE OF CONTENTS	REVISION RECORD			
PAGE	DESCRIPTION	LTR	ECO NO:	APPROVED:	DATE:
1	DIAGRAM				
2	PL_SYSTEM				
3	PS_BANK500_501				
4	DDR3				
5	PL_BANK13_33				
6	PL_BANK34_35				
7	SD_CARD				
8	USB				
9	USB-JTAG				
10	ETHERNET				
11	FX8				
12	FPGA_POWER				
13	POWER SUPPLY				
扩展 IO/单片机/通信板 50P Zynq 核心板 信号与系统板 30 数字 IO 板 60 电子电路板 60					
TITLE: DIAGRAM Design : CHECKED: STANDARDIZED: RELEASED: DRAWING NO: VERSION: SIZE: A3 SCALE: SHEET:1 OF 12 <Company Name>					

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





TITLE: PL_SYSTEM					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:2 OF 12
RELEASED:		<Company Name>			



TITLE: DDR3					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET: 4 OF 12
RELEASED:		<Company Name>			





REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



XC7ZD20-CLG484



TITLE: PL_BANK13_33					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:5 OF 12
RELEASED:		<Company Name>			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:





TITLE: PL_BANK34_35					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:6 OF 12
RELEASED:		<Company Name>			


REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



[7]
[7]
[7]
[7]
[7]
[7]




[6]
[6]
[6]
[6]






TITLE: SD_GPIO					
[6]					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:7 OF 12
RELEASED:		<Company Name>			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:




TITLE: ETHERNET				
Design :		DRAWING NO:		
CHECKED:				
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:
RELEASED:		<Company Name>		
		SHEET:9 OF 12		

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE: FX8					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:10 OF 12
RELEASED:		<Company Name>			



VCCO_35

VCCO_35

VCCO_35

VCCO_35

VCCO_35

VCCO_35

VCCO_35

VCCO_35

VCCBRAM

VCCBRAM

VCCO_DDR_502

VCCO_DDR_502

VCCO_DDR_502

VCCO_DDR_502

VCCO_DDR_502

VCCO_DDR_502

VCCO_DDR_502

VCCO_DDR_502

VCCPLL

VCCPAUX

VCCPAUX

VCCPAUX

VCCPINT

VCCPINT

VCCPINT

VCCPINT

VCCPINT

VCCO_MIO0_500

VCCO_MIO0_500

VCCO_MIO1_501

VCCO_MIO1_501

VCCO_MIO1_501

VCCO_MIO1_501

PS_DDR_VREF0_502

PS_DDR_VREF1_502

A20

C16

D19

E22

F15

G18

H21

H11

J10

E2

F5

H1

J4

K7

M3

N6

R2

V1

H10

K9

M9

P9

T9

G8

H9

J8

L8

N8

R8

B3

C6

A10

B13

D9

E12

H7

P7

VADJ

+1.0V

+1.5V

+1.8V

+1.0V

+3.3V

+1.8V

VTT_REF

XC7Z020-CLG484

C236

0.1uF

U1-H

A5

GND

A15

GND

AA5

GND

AA15

GND

AB8

GND

AB18

GND

B8

GND

B18

GND

C1

GND

C11

GND

C21

GND

D4

GND

D14

GND

E7

GND

E17

GND

F10

GND

F20

GND

G3

GND

H6

GND

H8

GND

H12

GND

H14

GND

H16

GND

J9

GND

J11

GND

J13

GND

J19

GND

K2

GND

K8

GND

K10

GND

K14

GND

K22

GND

L5

GND

L9

GND

L13

GND

L15

GND

M8

GND

M10

GND

M14

GND

M18

GND

N1

GND

N9

GND

N13

GND

N21

GND

P4

GND

P8

GND

P10

GND

P12

GND

P14

GND

R9

GND

R11

GND

R13

GND

R17

GND

T20

GND

U3

GND

U13

GND

V6

GND

V16

GND

W9

GND

W19

GND

Y2

GND

Y12

GND

Y22

GND

XC7Z020-CLG484

VCCInt

+1.0V

C14

330uF

6.3V

C15

100uF

6.3V

C16

4.7uF

6.3V

C21

4.7uF

6.3V

C31

4.7uF

6.3V

C220

0.47uF

6.3V

C221

0.47uF

6.3V

C222

0.47uF

6.3V

C223

0.47uF

6.3V

VCC_BRAM

+1.0V

C57

100uF

6.3V

C32

4.7uF

6.3V

C224

0.47uF

6.3V

C225

0.47uF

6.3V

VCC_AUX

+1.8V

C71

100uF

6.3V

C70

4.7uF

6.3V

C226

0.47uF

6.3V

C227

0.47uF

6.3V

VCC_DDR

+1.5V

C58

100uF

6.3V

C66

100uF

6.3V

C67

4.7uF

6.3V

C68

0.47uF

6.3V

C69

0.47uF

6.3V

C63

0.47uF

6.3V

C64

0.47uF

6.3V

VCCP_INT

+1.0V

C80

100uF

6.3V

C121

4.7uF

6.3V

C79

4.7uF

6.3V

C98

0.47uF

6.3V

C100

0.47uF

6.3V

C103

0.47uF

6.3V

BANK34

+3.3V

C228

47uF

6.3V

C72

4.7uF

6.3V

C83

0.47uF

6.3V

C84

0.47uF

6.3V

VCCP_AUX

+1.8V

C82

100uF

6.3V

C81

4.7uF

6.3V

C101

0.47uF

6.3V

C102

0.47uF

6.3V

C105

47uF

6.3V

C104

0.47uF

6.3V

BANK0

+3.3V

C235

47uF

6.3V

C234

0.47uF

6.3V

BANK33

+3.3V

C229

47uF

6.3V

C85

4.7uF

6.3V

C86

0.47uF

6.3V

C93

0.47uF

6.3V

MIO500

+3.3V

C114

100uF

6.3V

C73

4.7uF

6.3V

C112

0.47uF

6.3V

C113

0.47uF

6.3V

MIO501

+1.8V

C77

100uF

6.3V

C74

4.7uF

6.3V

C75

0.47uF

6.3V

C76

0.47uF

6.3V

C78

0.47uF

6.3V

BANK13&35

+1.8V

FB38

100R

VADJ

C8

47uF

6.3V

C10

47uF

6.3V

C11

4.7uF

6.3V

C12

4.7uF

6.3V

C25

0.47uF

6.3V

C26

0.47uF

6.3V

C106

0.47uF

6.3V

C108






0.47uF

6.3V

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

TITLE:		FPGA_POWER			
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE:	SCALE:	SHEET:11 OF 12
RELEASED:		<Company Name>			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:



TITLE: POWER_SUPPLY					
Design :		DRAWING NO:			
CHECKED:					
STANDARDIZED:		VERSION:	SIZE: A3	SCALE:	SHEET:12 OF 12
RELEASED:		<Company Name>			