٧

Α

 $\mathsf{m}\Omega$

20

57

82


2.3



OptiMOS[™]2 Small-Signal-Transistor

Features

- N-channel
- Enhancement mode
- Ultra Logic level (1.8V rated)
- ESD protected
- Avalanche rated
- Qualified according to AEC Q101
- 100% lead-free; RoHS compliant
- Halogen-free according to IEC61249-2-21



Product Summary

 $V_{\rm DS}$


 I_{D}

 $R_{\rm DS(on),max}$

PG-SOT23

 V_{GS} =2.5 V

V_{GS}=1.8 V









Туре	Package	Tape and Reel	Marking	Halogen Free	Packing
BSS806NE	SOT23	H6327: 3000 pcs/ reel	Yls	Yes	Non dry

Maximum ratings, at T_i =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	ID	T _A =25 °C	2.3	А
		T _A =70 °C	1.9	
Pulsed drain current	I _{D,pulse}	T _A =25 °C	9.3	
Avalanche energy, single pulse	E _{AS}	$I_{\rm D}$ =2.3 A, $R_{\rm GS}$ =25 Ω	10.8	mJ
Reverse diode d v /d t	dv/dt	$I_{\rm D}$ =2.3 A, $V_{\rm DS}$ =16 V, d <i>i</i> /d <i>t</i> =200 A/ μ s, $T_{\rm j,max}$ =150 °C	6	kV/µs
Gate source voltage	V_{GS}		±8	V
Power dissipation ¹⁾	P_{tot}	T _A =25 °C	0.5	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$		-55 150	°C
ESD Class		JESD22-A114 -HBM	1C(1kV to 2kV)	
Soldering Temperature			260 °C	
IEC climatic category; DIN IEC 68-1			55/150/56	



Parameter	Symbol Conditions		Values			Unit
			min.	typ.	max.	
Thermal characteristics		•				
Thermal resistance, junction - ambient	R_{thJA}	minimal footprint 1)	-	-	250	K/W

Electrical characteristics, at T_j =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA	20	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS}=V_{\rm GS}$, $I_{\rm D}=11~\mu{\rm A}$	0.3	0.55	0.75	
Drain-source leakage current	I _{DSS}	$V_{\rm DS}$ =20 V, $V_{\rm GS}$ =0 V, $T_{\rm j}$ =25 °C	1	ı	1	μА
		V _{DS} =20 V, V _{GS} =0 V, T _j =150 °C	-	-	100	
Gate-source leakage current	I _{GSS}	V_{GS} =8 V, V_{DS} =0 V	1	-	6	μΑ
Drain-source on-state resistance	R _{DS(on)}	V _{GS} =1.8 V, I _D =1.3 A	1	57	82	mΩ
		V_{GS} =2.5 V, I_{D} =2.3 A	1	41	57	
Transconductance	g_{fs}	$ V_{\rm DS} > 2 I_{\rm D} R_{\rm DS(on)max},$ $I_{\rm D} = 1.9 \text{ A}$		9	-	S

 $^{^{1)}}$ Performed on 40mm^2 FR4 PCB. The traces are 1mm wide, $70\mu\text{m}$ thick and 20mm long; they are present on both sides of the PCB.



Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic characteristics						
Input capacitance	Ciss		-	370	529	pF
Output capacitance	Coss	$V_{\rm GS}$ =0 V, $V_{\rm DS}$ =10 V, f =1 MHz	-	118	169	
Reverse transfer capacitance	C _{rss}] [-	20	29	
Turn-on delay time	$t_{d(on)}$	$V_{\rm DD}$ =10 V, $V_{\rm GS}$ =2.5 V, $I_{\rm D}$ =2.3A, $R_{\rm G,ext}$ =6 Ω	-	7.5	-	ns
Rise time	t _r		-	9.9	-	
Turn-off delay time	$t_{d(off)}$		-	12.0	-	
Fall time	t_{f}		-	3.7	-	
Gate Charge Characteristics		,		.		
Gate to source charge	Q _{gs}		-	0.55	-	nC
Gate to drain charge	Q_{gd}	$V_{\rm DD}$ =10 V, $I_{\rm D}$ =2.3 A, $V_{\rm GS}$ =0 to 2.5 V	-	0.58	-	
Gate charge total	Q_g		-	1.7	-	
Gate plateau voltage	$V_{\rm plateau}$		-	1.5	-	V
Reverse Diode						
Diode continous forward current	Is	- T _A =25 °C	-	-	0.5	А
Diode pulse current	I _{S,pulse}		-	-	9.3	
Diode forward voltage	V_{SD}	V _{GS} =0 V, I _F =2.3 A, T _j =25 °C	-	0.82	1.1	V
Reverse recovery time	t _{rr}	V _R =10 V, I _F =2.3 A,	-	11	-	ns
Reverse recovery charge	Q _{rr}	$di_F/dt=100 \text{ A/}\mu\text{s}$	-	3.3	-	nC




1 Power dissipation

$P_{\text{tot}} = f(T_A)$

0.375 0.375 0.125 0.125 0.126 T_A [°C]


2 Drain current



3 Safe operating area

 $I_D=f(V_{DS}); T_A=25 \text{ °C}; D=0$


parameter: t_p



4 Max. transient thermal impedance

 $Z_{\text{thJA}} = f(t_p)$

parameter: $D=t_p/T$






5 Typ. output characteristics

 $I_D=f(V_{DS}); T_j=25 °C$


parameter: V_{GS}



6 Typ. drain-source on resistance

 $R_{DS(on)}=f(I_D); T_i=25 °C$

parameter: $V_{\rm GS}$





7 Typ. transfer characteristics

 I_{D} =f(V_{GS}); $|V_{DS}|$ >2 $|I_{D}|R_{DS(on)max}$

8 Typ. forward transconductance

$$g_{fs}=f(I_D); T_j=25 °C$$








9 Drain-source on-state resistance

 $R_{DS(on)} = f(T_i); I_D = 2.3 \text{ A}; V_{GS} = 2.5 \text{ V}$

100 80 98 % 40 20 0 -60 -20 20 60 100 140 180 T_j [°C]


10 Typ. gate threshold voltage

 $V_{\text{GS(th)}}$ =f(T_{j}); V_{DS} = V_{GS} ; I_{D} =11 μ A parameter: I_{D}



11 Typ. capacitances


 $C=f(V_{DS}); V_{GS}=0 V; f=1 MHz; T_i=25$ °C



12 Forward characteristics of reverse diode

 $I_{\mathsf{F}} = \mathsf{f}(V_{\mathsf{SD}})$

parameter: $T_{\rm j}$






13 Avalanche characteristics

 I_{AS} =f(t_{AV}); R_{GS} =25 Ω

parameter: $T_{j(start)}$

I_{AV} [A]




 $t_{\rm AV}$ [µs]

14 Typ. gate charge


 V_{GS} =f(Q_{gate}); I_D =2.3 A pulsed

parameter: $V_{\rm DD}$




15 Drain-source breakdown voltage

 $V_{BR(DSS)}=f(T_j); I_D=250 \mu A$




16 Gate charge waveforms





SOT23


Package Outline:



Footprint:

0.9

Packaging:





Published by Infineon Technologies AG 81726 Munich, Germany © 2012 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.