

Stratix IV Device Handbook

Volume 4: Device Datasheet and Addendum



101 Innovation Drive San Jose, CA 95134 www.altera.com

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Contents



Chapter 1. DC and Switching Characteristics for Stratix IV Devices	
Electrical Characteristics	
Operating Conditions	
Absolute Maximum Ratings	
Recommended Operating Conditions	
DC Characteristics	
Internal Weak Pull-Up Resistor	
I/O Standard Specifications	
Power Consumption	
Switching Characteristics	
Transceiver Performance Specifications	
Transceiver Datapath PCS Latency	
Core Performance Specifications	
PLL Specifications	
DSP Block Specifications	
TriMatrix Memory Block Specifications	
Configuration and JTAG Specifications	
Temperature Sensing Diode Specifications	
Chip-Wide Reset (Dev_CLRn) Specifications	
Periphery Performance	
High-Speed I/O Specification	
OCT Calibration Block Specifications	
Duty Cycle Distortion (DCD) Specifications	1–62
I/O Timing	
Programmable IOE Delay	1–63
Programmable Output Buffer Delay	1–63
Glossary	1–64
Chapter 2. Addendum to the Stratix IV Device Handbook	
Additional Information	
How to Contact Altera	2_1

iv Contents



Chapter Revision Dates

The chapters in this document, Stratix IV Device Handbook, were revised on the following dates. Where chapters or groups of chapters are available separately, part numbers are listed.

Chapter 1. DC and Switching Characteristics for Stratix IV Devices

Revised: *September* 2014 Part Number: *SIV* 54001-5.9

Chapter 2. Addendum to the Stratix IV Device Handbook

Revised: *February* 2011 Part Number: *SIV*54002-1.5 vi Chapter Revision Dates



Section I. Device Datasheet and Addendum for Stratix IV Devices

This section includes the following chapters:

- Chapter 1, DC and Switching Characteristics for Stratix IV Devices
- Chapter 2, Addendum to the Stratix IV Device Handbook

Revision History

Refer to each chapter for its own specific revision history. For information on when each chapter was updated, refer to the Chapter Revision Dates section, which appears in the full handbook.



1. DC and Switching Characteristics for **Stratix IV Devices**

SIV54001-5.9

This chapter contains the following sections:

- "Electrical Characteristics"
- "Switching Characteristics"
- "I/O Timing"
- "Glossary"

Electrical Characteristics

This chapter covers the electrical and switching characteristics for Stratix[®] IV devices. Electrical characteristics include operating conditions and power consumption. Switching characteristics include transceiver specifications, core, and periphery performance. This chapter also describes I/O timing, including programmable I/O element (IOE) delay and programmable output buffer delay.

For information regarding the densities and packages of devices in the Stratix IV family, refer to the Stratix IV Device Family Overview chapter.

Operating Conditions

When you use Stratix IV devices, they are rated according to a set of defined parameters. To maintain the highest possible performance and reliability of the Stratix IV devices, you must consider the operating requirements described in this chapter.

Stratix IV devices are offered in commercial, industrial, and military grades. Commercial devices are offered in -2 (fastest), -2×, -3, and -4 speed grades. Industrial devices are offered in -1, -2, -3, and -4 speed grades. Military devices are offered in -3 speed grade.

For the Stratix IV GT –1 and –2 speed grade specifications, refer to the –2/–2× speed grade column. For the Stratix IV GT -3 speed grade specification, refer to the -3 speed grade column, unless otherwise specified.

Absolute Maximum Ratings

Absolute maximum ratings define the maximum operating conditions for Stratix IV devices. The values are based on experiments conducted with the devices and theoretical modeling of breakdown and damage mechanisms. The functional operation of the device is not implied for these conditions.

© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.









Conditions other than those listed in Table 1–1, Table 1–2, and Table 1–3 may cause permanent damage to the device. Additionally, device operation at the absolute maximum ratings for extended periods of time may have adverse effects on the device.

Table 1–1. Absolute Maximum Ratings for Stratix IV Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CC}	Core voltage and periphery circuitry power supply	-0.5	1.35	V
V _{CCPT}	Power supply for programmable power technology	-0.5	1.8	V
V _{CCPGM}	Configuration pins power supply	-0.5	3.75	V
V _{CCAUX}	Auxiliary supply for the programmable power technology	-0.5	3.75	V
V _{CCBAT}	Battery back-up power supply for design security volatile key register	-0.5	3.75	V
V _{CCPD}	I/O pre-driver power supply	-0.5	3.75	V
V _{CCIO}	I/O power supply	-0.5	3.9	V
V _{CC_CLKIN}	Differential clock input power supply	-0.5	3.75	V
V _{CCD_PLL}	PLL digital power supply	-0.5	1.35	V
V _{CCA_PLL}	PLL analog power supply	-0.5	3.75	V
V _I	DC input voltage	-0.5	4.0	V
I _{OUT}	DC output current per pin	-25	40	mA
T _J	Operating junction temperature	-55	125	°C
T _{STG}	Storage temperature (No bias)	-65	150	°C

Table 1–2. Transceiver Power Supply Absolute Maximum Ratings for Stratix IV GX Devices

Symbol	Description	Minimum	Maximum	Unit
V _{CCA_L}	Transceiver high voltage power (left side)	-0.5	3.75	V
V _{CCA_R}	Transceiver high voltage power (right side)	-0.5	3.75	V
V _{CCHIP_L}	Transceiver HIP digital power (left side)	-0.5	1.35	V
V _{CCHIP_R}	Transceiver HIP digital power (right side)	-0.5	1.35	V
V _{CCR_L}	Receiver power (left side)	-0.5	1.35	V
V _{CCR_R}	Receiver power (right side)	-0.5	1.35	V
V _{CCT_L}	Transmitter power (left side)	-0.5	1.35	V
V _{CCT_R}	Transmitter power (right side)	-0.5	1.35	V
V _{CCL_GXBLn} (1)	Transceiver clock power (left side)	-0.5	1.35	V
V _{CCL_GXBRn} (1)	Transceiver clock power (right side)	-0.5	1.35	V
V _{CCH_GXBLn} (1)	Transmitter output buffer power (left side)	-0.5	1.8	V
V _{CCH_GXBRn} (1)	Transmitter output buffer power (right side)	-0.5	1.8	V

Note to Table 1-2:

(1) n = 0, 1, 2, or 3.

Table 1–3. Transceiver Power Supply Absolute Maximum Ratings for Stratix IV GT Devices (1)

Symbol	Description	Minimum	Maximum	Unit
V _{CCA_L}	Transceiver high voltage power (left side)	-0.5	3.75	V
V _{CCA_R}	Transceiver high voltage power (right side)	-0.5	3.75	V
V _{CCHIP_L}	Transceiver HIP digital power (left side)	-0.5	1.35	V
V _{CCHIP_R}	Transceiver HIP digital power (right side)	-0.5	1.35	V
V _{CCR_L}	Receiver power (left side)	-0.5	1.35	V
V _{CCR_R}	Receiver power (right side)	-0.5	1.35	V
V _{CCT_L}	Transmitter power (left side)	-0.5	1.35	V
V _{CCT_R}	Transmitter power (right side)	-0.5	1.35	V
V _{CCL_GXBLn} (2)	Transceiver clock power (left side)	-0.5	1.35	V
V _{CCL_GXBRn} (2)	Transceiver clock power (right side)	-0.5	1.35	V
V _{CCH_GXBLn} (2)	Transmitter output buffer power (left side)	-0.5	1.8	V
V _{CCH_GXBRn} (2)	Transmitter output buffer power (right side)	-0.5	1.8	V

Notes to Table 1-3:

⁽¹⁾ For the absolute maximum ratings for Stratix IV GT engineering sample (ES1) devices, contact your local Altera sales representative.

⁽²⁾ n = 0, 1, 2, or 3.

Maximum Allowed Overshoot and Undershoot Voltage

During transitions, input signals may overshoot to the voltage shown in Table 1-4 and undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

Table 1–4 lists the maximum allowed input overshoot voltage and the duration of the overshoot voltage as a percentage of device lifetime. The maximum allowed overshoot duration is specified as a percentage of high time over the lifetime of the device. A DC signal is equivalent to 100% duty cycle. For example, a signal that overshoots to 4.3 V can only be at 4.3 V for ~5% over the lifetime of the device; for a device lifetime of 10 years, this amounts to half of a year.

Table 1-4. Maximum Allowed Overshoot During Transitions

Symbol	Description	Condition (V)	Overshoot Duration as % of High Time	Unit
		4.0	100.000	%
		4.05	79.330	%
		4.1	46.270	%
		4.15	27.030	%
	AC input voltage	4.2	15.800	%
		4.25	9.240	%
Vi (AC)		4.3	5.410	%
		4.35	3.160	%
		4.4	1.850	%
		4.45	1.080	%
		4.5	0.630	%
		4.55	0.370	%
		4.6	0.220	%

Temperature Overshoot Above Maximum Allowed Temperature

The maximum allowed operating temperature for Stratix IV industrial grade devices is $100~^{\circ}$ C. It is recommended that the operating temperature of the device is maintained below $100~^{\circ}$ C at all times. The temperature excursions over $100~^{\circ}$ C due to internal heating of the device should not exceed the number of cycles as specified in the Table 1–5. Exceeding the recommended number of cycles may cause solder interconnect failures. Altera® recommends using the Stratix IV military grade devices if the application requires operating temperatures over $100~^{\circ}$ C.

Table 1–5. Temperature Overshoot Above Maximum Allowed Temperature

Description	Operating Temperature (°C)	Number of Cycles Over 100 °C
Device operating	100	3200
	105	768
	110	640
temperature (°C)	115	480
	120	320
	125	160

Recommended Operating Conditions

This section lists the functional operation limits for AC and DC parameters for Stratix IV devices. Table 1–6 lists the steady-state voltage and current values expected from Stratix IV devices. Power supply ramps must all be strictly monotonic, without plateaus.



For power supply ripple requirements, refer to the Device-Specific Power Delivery Network (PDN) Tool User Guide.

Table 1-6. Recommended Operating Conditions for Stratix IV Devices (Part 1 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
V _{CC} (Stratix IV GX and Stratix IV E)	Core voltage and periphery circuitry power supply	_	0.87	0.90	0.93	V
V _{CC} (Stratix IV GT)	Core voltage and periphery circuitry power supply	_	0.92	0.95	0.98	V
V _{CCPT}	Power supply for programmable power technology	_	1.45	1.5	1.55	٧
V _{CCAUX}	Auxiliary supply for the programmable power technology	_	2.375	2.5	2.625	٧
V (2)	I/O pre-driver (3.0 V) power supply	_	2.85	3.0	3.15	V
V _{CCPD} (2)	I/O pre-driver (2.5 V) power supply	_	2.375	2.5	2.625	V
	I/O buffers (3.0 V) power supply	_	2.85	3.0	3.15	V
	I/O buffers (2.5 V) power supply	_	2.375	2.5	2.625	V
V _{CCIO}	I/O buffers (1.8 V) power supply	_	1.71	1.8	1.89	V
	I/O buffers (1.5 V) power supply	_	1.425	1.5	1.575	V
	I/O buffers (1.2 V) power supply	_	1.14	1.2	1.26	V
	Configuration pins (3.0 V) power supply	_	2.85	3.0	3.15	V
V_{CCPGM}	Configuration pins (2.5 V) power supply		2.375	2.5	2.625	V
	Configuration pins (1.8 V) power supply	_	1.71	1.8	1.89	V
V _{CCA_PLL}	PLL analog voltage regulator power supply	_	2.375	2.5	2.625	V
V _{CCD_PLL} (Stratix IV GX and Stratix IV E)	PLL digital voltage regulator power supply	_	0.87	0.90	0.93	V
V _{CCD_PLL} (Stratix IV GT)	PLL digital voltage regulator power supply	_	0.92	0.95	0.98	V
V _{CC_CLKIN}	Differential clock input power supply	_	2.375	2.5	2.625	V
V _{CCBAT} (1)	Battery back-up power supply (For design security volatile key register)	_	1.2	_	3.3	V
V _I	DC input voltage	_	-0.5	_	3.6	V
V ₀	Output voltage	_	0	_	V _{CCIO}	V
		Commercial	0	_	85	°C
T _J (Stratix IV GX and Stratix IV E)	Operating junction temperature	Industrial	-40	_	100	°C
and Ottatix IV L)		Military	- 55	_	125	°C
T _J (Stratix IV GT)	Operating junction temperature	Industrial	0	_	100	°C

Table 1–6. Recommended Operating Conditions for Stratix IV Devices (Part 2 of 2)

Symbol	Description	Condition	Minimum	Typical	Maximum	Unit
t _{RAMP}	Power supply ramp time	Normal POR (PORSEL=0)	0.05	_	100	ms
		Fast POR (PORSEL=1)	0.05	_	4	ms

Notes to Table 1-6:

- (1) If you do not use the volatile security key, you may connect the V_{CCBAT} to either GND or a 3.0-V power supply.
- (2) V_{CCPD} must be 2.5 V when V_{CCIO} is 2.5, 1.8, 1.5, or 1.2 V. V_{CCPD} must be 3.0 V when V_{CCIO} is 3.0 V.

Table 1–7 lists the transceiver power supply recommended operating conditions for Stratix IV GX devices.

Table 1–7. Transceiver Power Supply Operating Conditions for Stratix IV GX Devices (1)

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CCA_L}	Transceiver high voltage power (left side)	2.85/2.375	3.0/2.5 ⁽²⁾	3.15/2.625	V
V _{CCA_R}	Transceiver high voltage power (right side)	2.03/2.373	3.0/2.3	3.13/2.023	V
V _{CCHIP_L}	Transceiver HIP digital power (left side)	0.87	0.9	0.93	V
V _{CCHIP_R}	Transceiver HIP digital power (right side)	0.87	0.9	0.93	V
V _{CCR_L}	Receiver power (left side)	1.045	1.1	1.155	V
V _{CCR_R}	Receiver power (right side)	1.045	1.1	1.155	V
V _{CCT_L}	Transmitter power (left side)	1.045	1.1	1.155	V
V _{CCT_R}	Transmitter power (right side)	1.045	1.1	1.155	V
V _{CCL_GXBLn} (3)	Transceiver clock power (left side)	1.05	1.1	1.15	V
V _{CCL_GXBRn} (3)	Transceiver clock power (right side)	1.05	1.1	1.15	V
V _{CCH_GXBLn} (3)	Transmitter output buffer power (left side)	1.33/1.425	1.4/1.5 ⁽⁴⁾	1.47/1.575	V
V _{CCH_GXBRn} (3)	Transmitter output buffer power (right side)	1.33/1.425	1.33/1.423 1.4/1.319	1.47/1.575	V

Notes to Table 1-7:

- (1) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.
- (2) V_{CCA_L/R} must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR), or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect V_{CCA_L/R} to either 3.0 V or 2.5 V.
- (3) n = 0, 1, 2, or 3.
- (4) $V_{CCH_GXBL/R}$ must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can connect $V_{CCH_GXBL/R}$ to either 1.4 V or 1.5 V.

Table 1–8 lists the recommended operating conditions for the Stratix IV GT transceiver power supply.

Table 1–8. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 1 of 2) (1), (2)

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CCA_L}	Transceiver high voltage power (left side)	3.17	3.3	3.43	V
V _{CCA_R}	Transceiver high voltage power (right side)	3.17	3.3	3.43	V
V _{CCHIP_L}	Transceiver HIP digital power (left side)	0.92	0.95	0.98	V
V _{CCHIP_R}	Transceiver HIP digital power (right side)	0.92	0.95	0.98	V
V _{CCR_L}	Receiver power (left side)	1.15	1.2	1.25	V

Table 1–8. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 2 of 2) (1), (2)

Symbol	Description	Minimum	Typical	Maximum	Unit
V _{CCR_R}	Receiver power (right side)	1.15	1.2	1.25	V
V _{CCT_L}	Transmitter power (left side)	1.15	1.2	1.25	V
V _{CCT_R}	Transmitter power (right side)	1.15	1.2	1.25	V
V _{CCL_GXBLn} (3)	Transceiver clock power (left side)	1.15	1.2	1.25	V
V _{CCL_GXBRn} (3)	Transceiver clock power (right side)	1.15	1.2	1.25	V
V _{CCH_GXBLn} (3)	Transmitter output buffer power (left side)	1.33	1.4	1.47	V
V _{CCH_GXBRn} (3)	Transmitter output buffer power (right side)	1.33	1.4	1.47	V

Notes to Table 1-8:

- (1) For the recommended operating conditions for Stratix IV GT engineering sample (ES1) devices, contact your local Altera sales representative.
- (2) Transceiver power supplies do not have power-on-reset circuitry. After initial power-up, violating the transceiver power supply operating conditions could lead to unpredictable link behavior.
- (3) n = 0, 1, 2, or 3.

DC Characteristics

This section lists the supply current, I/O pin leakage current, bus hold, on-chip termination (OCT) tolerance, input pin capacitance, and hot socketing specifications.

Supply Current

Standby current is the current drawn from the respective power rails used for power budgeting. Use the Excel-based Early Power Estimator (EPE) to get supply current estimates for your design because these currents vary greatly with the resources you use.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

I/O Pin Leakage Current

Table 1–9 lists the Stratix IV I/O pin leakage current specifications.

Table 1–9. I/O Pin Leakage Current for Stratix IV Devices (1)

Symbol	Description	Conditions	Min	Тур	Max	Unit
I _I	Input pin	$V_I = 0V$ to $V_{CCIOMAX}$	-20	_	20	μΑ
I _{OZ}	Tri-stated I/O pin	$V_0 = 0V \text{ to } V_{CCIOMAX}$	-20	_	20	μΑ

Note to Table 1-9:

(1) V_{REF} current refers to the input pin leakage current.

Bus Hold Specifications

Table 1–10 lists the Stratix IV device family bus hold specifications.

Table 1-10. Bus Hold Parameters

			V _{CC10}										
Parameter	Symbol	Conditions	1.2 V		1.5 V		1.8 V		2.5 V		3.0 V		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	I _{SUSL}	V _{IN} > V _{IL} (maximum)	22.5	_	25.0	_	30.0	_	50.0	_	70.0	_	μА
High sustaining current	I _{SUSH}	V _{IN} < V _{IH} (minimum)	-22.5	_	-25.0	_	-30.0	_	-50.0	_	-70.0	_	μА
Low overdrive current	I _{ODL}	OV < V _{IN} < V _{CCIO}		120	_	160	_	200	_	300	_	500	μА
High overdrive current	I _{ODH}	OV < V _{IN} < V _{CCIO}	—	-120	_	-160	_	-200	_	-300	_	-500	μА
Bus-hold trip point	V_{TRIP}	_	0.45	0.95	0.50	1.00	0.68	1.07	0.70	1.70	0.80	2.00	V

On-Chip Termination (OCT) Specifications

If you enable OCT calibration, calibration is automatically performed at power-up for I/Os connected to the calibration block. Table 1–11 lists the Stratix IV OCT termination calibration accuracy specifications.

Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 1 of 2) (1)

Cumbal	Description	Conditions	Calib	oration Accur	асу	Ilmit
Symbol	Description	Conditions	C2	C3,I3, M3	C4,I4	Unit
25-Ω R _S ⁽²⁾ 3.0, 2.5, 1.8, 1.5, 1.2	Internal series termination with calibration (25- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 8	± 8	± 8	%
50-Ω R _S 3.0, 2.5, 1.8, 1.5, 1.2	Internal series termination with calibration (50- Ω setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 8	± 8	± 8	%
50-Ω R _T 2.5, 1.8, 1.5, 1.2	Internal parallel termination with calibration (50- Ω setting)	V _{CCIO} = 2.5, 1.8, 1.5, 1.2 V	± 10	± 10	± 10	%
20- Ω , 40- Ω , and 60- Ω R _S $^{(3)}$ 3.0, 2.5, 1.8, 1.5, 1.2	Expanded range for internal series termination with calibration (20- Ω , 40- Ω , and 60- Ω R _S setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 10	± 10	± 10	%

Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 2 of 2) (1)

Cumbol	Doggrintion	Conditions	Calibration Accuracy				
Symbol	Description	Colluitions	C2	C3,I3, M3	C4,14	Unit	
25-Ω R _{S_left_shift} 3.0, 2.5, 1.8, 1.5, 1.2	Internal left shift series termination with calibration (25- Ω R _{S_left_shift} setting)	V _{CCIO} = 3.0, 2.5, 1.8, 1.5, 1.2 V	± 10	± 10	± 10	%	

Notes to Table 1-11:

- (1) OCT calibration accuracy is valid at the time of calibration only.
- (2) 25- Ω R_S is not supported for 1.5 V and 1.2 V in Row I/O.
- (3) 20- Ω R_{S} is not supported for 1.5 V and 1.2 V in Row I/O.

The calibration accuracy for calibrated series and parallel OCTs are applicable at the moment of calibration. When process, voltage, and temperature (PVT) conditions change after calibration, the tolerance may change. Table 1–12 lists the Stratix IV OCT without calibration resistance tolerance to PVT changes.

Table 1–12. OCT Without Calibration Resistance Tolerance Specifications for Stratix IV Devices

Combal	Description	Conditions	Resi	stance Tolera	ince	II.n.i.k
Symbol	Description	Conditions	C2	C3,I3, M3	C4,I4	Unit
$25\text{-}\Omega$ R_S 3.0 and 2.5	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 3.0 and 2.5 V	± 30	± 40	± 40	%
25-Ω R _S 1.8 and 1.5	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.8 and 1.5 V	± 30	± 40	± 40	%
25-Ω R _S 1.2	Internal series termination without calibration (25- Ω setting)	V _{CCIO} = 1.2 V	± 35	± 50	± 50	%
50-Ω R _S 3.0 and 2.5	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 3.0 and 2.5 V	± 30	± 40	± 40	%
50-Ω R _S 1.8 and 1.5	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.8 and 1.5 V	± 30	± 40	± 40	%
50-Ω R _S 1.2	Internal series termination without calibration (50- Ω setting)	V _{CCIO} = 1.2 V	± 35	± 50	± 50	%
100-Ω R _D 2.5	Internal differential termination (100-Ω setting)	V _{CCIO} = 2.5 V	± 25	± 25	± 25	%

OCT calibration is automatically performed at power-up for OCT-enabled I/Os. Table 1–13 lists OCT variation with temperature and voltage after power-up calibration. Use Table 1–13 to determine the OCT variation after power-up calibration and Equation 1–1 to determine the OCT variation without re-calibration.

Equation 1–1. OCT Variation Without Re-Calibration (1), (2), (3), (4), (5), (6)

$$R_{OCT} = R_{SCAL} \Big(1 + \langle \frac{dR}{dT} \times \Delta T \rangle \pm \langle \frac{dR}{dV} \times \Delta V \rangle \Big)$$

Notes to Equation 1-1:

- (1) The R_{OCT} value calculated from Equation 1–1 shows the range of OCT resistance with the variation of temperature and V_{CCIO} .
- (2) R_{SCAL} is the OCT resistance value at power-up.
- (3) ΔT is the variation of temperature with respect to the temperature at power-up.
- (4) ΔV is the variation of voltage with respect to the V_{CCIO} at power-up.
- (5) dR/dT is the percentage change of R_{SCAL} with temperature.
- (6) dR/dV is the percentage change of R_{SCAL} with voltage.

Table 1–13 lists the OCT variation after the power-up calibration.

Table 1–13. OCT Variation after Power-Up Calibration (1)

Symbol	Description	V _{CCIO} (V)	Typical	Unit		
		3.0	0.0297			
		2.5	0.0344			
dR/dV	OCT variation with voltage without re-calibration	1.8	0.0499	%/mV		
		1.5	0.0744			
		1.2	0.1241			
		3.0	0.189			
		2.5	0.208			
dR/dT	OCT variation with temperature without re-calibration	1.8	0.266	%/°C		
	Willout to summation	1.5	0.273			
		1.2	0.317			

Note to Table 1-13:

(1) Valid for V_{CCIO} range of ±5% and temperature range of 0° to 85°C.

Pin Capacitance

Table 1–14 lists the Stratix IV device family pin capacitance.

Table 1–14. Pin Capacitance for Stratix IV Devices (Part 1 of 2)

Symbol	Description	Value	Unit
C _{IOTB}	Input capacitance on the top and bottom I/O pins	4	pF
C _{IOLR}	Input capacitance on the left and right I/O pins	4	pF
C _{CLKTB}	Input capacitance on the top and bottom non-dedicated clock input pins	4	pF
C _{CLKLR}	Input capacitance on the left and right non-dedicated clock input pins	4	pF

Table 1–14. Pin Capacitance for Stratix IV Devices (Part 2 of 2)

Symbol	Description	Value	Unit
C _{OUTFB}	Input capacitance on the dual-purpose clock output and feedback pins	5	pF
$\begin{array}{c} C_{\text{CLK1}},C_{\text{CLK3}},C_{\text{CLK8}},\\ \text{and}C_{\text{CLK10}} \end{array}$	Input capacitance for dedicated clock input pins	2	pF

Hot Socketing

Table 1–15 lists the hot socketing specifications for Stratix IV devices.

Table 1–15. Hot Socketing Specifications for Stratix IV Devices

Symbol	Description	Maximum
I _{IOPIN (DC)}	DC current per I/O pin	300 μΑ
I _{IOPIN (AC)}	AC current per I/O pin	8 mA ⁽¹⁾
I _{XCVR-TX (DC)}	DC current per transceiver TX pin	100 mA
I _{XCVR-RX (DC)}	DC current per transceiver RX pin	50 mA

Note to Table 1-15:

Internal Weak Pull-Up Resistor

Table 1–16 lists the weak pull-up resistor values for Stratix IV devices.

Table 1–16. Internal Weak Pull-Up Resistor for Stratix IV Devices (1), (3)

Symbol	Description	Conditions (V)	Value ⁽⁴⁾	Unit
		$V_{CCIO} = 3.0 \pm 5\%$ (2)	25	kΩ
	Value of the I/O pin pull-up resistor before and during configuration, as well as user mode if the programmable pull-up resistor option is enabled.			25
R _{PU}		$V_{CCIO} = 1.8 \pm 5\%$ (2)	25	kΩ
		$V_{CCIO} = 1.5 \pm 5\%$ (2)	25	kΩ
		$V_{CCIO} = 1.2 \pm 5\%$ (2)	25	kΩ

Notes to Table 1-16:

- (1) All I/O pins have an option to enable weak pull-up except configuration, test, and JTAG pins.
- (2) Pin pull-up resistance values may be lower if an external source drives the pin higher than V_{CCIO} .
- (3) The internal weak pull-down feature is only available for the JTAG TCK pin. The typical value for this internal weak pull-down resistor is approximately 25 k Ω .
- (4) These specifications are valid with ±10% tolerances to cover changes over PVT.

⁽¹⁾ The I/O ramp rate is 10 ns or more. For ramp rates faster than 10 ns, |I_{IOPIN}| = C dv/dt, in which C is the I/O pin capacitance and dv/dt is the slew rate.

I/O Standard Specifications

Table 1–17 through Table 1–22 list the input voltage (V_{IH} and V_{IL}), output voltage (V_{OH} and V_{OL}), and current drive characteristics (I_{OH} and I_{OL}) for various I/O standards supported by Stratix IV devices. These tables also show the Stratix IV device family I/O standard specifications. V_{OL} and V_{OH} values are valid at the corresponding I_{OH} and I_{OL} , respectively.

For an explanation of terms used in Table 1–17 through Table 1–22, refer to "Glossary" on page 1–64.

Table 1-17. Single-Ended I/O Standards

1/0		V _{CCIO} (V)			_ (V)	V _{IH}	(V)	V _{OL} (V)	V _{OH} (V)	I _{OL}	I _{OH}
Standard	Min	Тур	Max	Min	Max	Min	Max	Max	Min	(mĀ)	(mA)
LVTTL	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.4	2.4	2	-2
LVCMOS	2.85	3	3.15	-0.3	0.8	1.7	3.6	0.2	V _{CCIO} - 0.2	0.1	-0.1
2.5 V	2.375	2.5	2.625	-0.3	0.7	1.7	3.6	0.4	2	1	-1
1.8 V	1.71	1.8	1.89	-0.3	0.35 * V _{CCIO}	0.65 * V _{CCIO}	V _{CCIO} + 0.3	0.45	V _{CCIO} - 0.45	2	-2
1.5 V	1.425	1.5	1.575	-0.3	0.35 * V _{CCIO}	0.65 * V _{CCIO}	V _{CCIO} + 0.3	0.25 * V _{CCIO}	0.75 * V _{CCIO}	2	-2
1.2 V	1.14	1.2	1.26	-0.3	0.35 * V _{CCIO}	0.65 * V _{CCIO}	V _{CCIO} + 0.3	0.25 * V _{CCIO}	0.75 * V _{CCIO}	2	-2
3.0-V PCI	2.85	3	3.15	_	0.3 * V _{CCIO}	0.5 * V _{CCIO}	3.6	0.1 * V _{CCIO}	0.9 * V _{CCIO}	1.5	-0.5
3.0-V PCI-X	2.85	3	3.15	_	0.35 * V _{CCIO}	0.5 * V _{CCIO}	_	0.1 * V _{CCIO}	0.9 * V _{CCIO}	1.5	-0.5

Table 1–18. Single-Ended SSTL and HSTL I/O Reference Voltage Specifications

I/O Standard		V _{CCIO} (V)			V _{REF} (V)			V _{TT} (V)	
I/O Stanuaru	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.49 * V _{CCIO}	0.5 * V _{CCIO}	0.51 * V _{CCIO}	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04
SSTL-18 Class I, II	1.71	1.8	1.89	0.833	0.9	0.969	V _{REF} - 0.04	V _{REF}	V _{REF} + 0.04
SSTL-15 Class I, II	1.425	1.5	1.575	0.47 * V _{CCIO}	0.5 * V _{CCIO}	0.53 * V _{CCIO}	0.47 * V _{CCIO}	V _{REF}	0.53 * V _{CCIO}
HSTL-18 Class I, II	1.71	1.8	1.89	0.85	0.9	0.95	_	V _{CCIO} /2	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.68	0.75	0.9	_	V _{CCIO} /2	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.47 * V _{CCIO}	0.5 * V _{CCIO}	0.53 * V _{CCIO}		V _{CCIO} /2	

Table 1–19. Single-Ended SSTL and HSTL I/O Standards Signal Specifications

I/O Standard	V _{IL(D}	_{C)} (V)	V _{IH(D}	_{C)} (V)	V _{IL(AC)} (V)	V _{IH(AC)} (V)	V _{OL} (V)	V _{OH} (V)	I _{ol} (mA)	I _{oh} (mA)
	Min	Max	Min	Max	Max	Min	Max	Min		on v
SSTL-2 Class I	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} - 0.57	V _{TT} + 0.57	8.1	-8.1
SSTL-2 Class II	-0.3	V _{REF} - 0.15	V _{REF} + 0.15	V _{CCIO} + 0.3	V _{REF} - 0.31	V _{REF} + 0.31	V _{TT} - 0.76	V _{TT} + 0.76	16.2	-16.2
SSTL-18 Class I	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	V _{TT} - 0.475	V _{TT} + 0.475	6.7	-6.7
SSTL-18 Class II	-0.3	V _{REF} - 0.125	V _{REF} + 0.125	V _{CCIO} + 0.3	V _{REF} - 0.25	V _{REF} + 0.25	0.28	V _{CCIO} - 0.28	13.4	-13.4
SSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	0.2 * V _{CCIO}	0.8 * V _{CCIO}	8	-8
SSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.175	V _{REF} + 0.175	0.2 * V _{CCIO}	0.8 * V _{CCIO}	16	-16
HSTL-18 Class I	_	V _{REF} -0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-18 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	16	-16
HSTL-15 Class I	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	8	-8
HSTL-15 Class II	_	V _{REF} - 0.1	V _{REF} + 0.1	_	V _{REF} - 0.2	V _{REF} + 0.2	0.4	V _{CCIO} - 0.4	16	-16
HSTL-12 Class I	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	0.25* V _{CCIO}	0.75* V _{CCIO}	8	-8
HSTL-12 Class II	-0.15	V _{REF} - 0.08	V _{REF} + 0.08	V _{CCIO} + 0.15	V _{REF} - 0.15	V _{REF} + 0.15	0.25* V _{CCIO}	0.75* V _{CCIO}	16	-16

Table 1–20. Differential SSTL I/O Standards

1/0	'	/ _{CCIO} (V)	V _{SWING}	_{G(DC)} (V)		V _{X(AC)} (V)		V _{SWIN}	_{G(AC)} (V)	,	V _{OX(AC)} (V	
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Max	Min	Тур	Max
SSTL-2 Class I, II	2.375	2.5	2.625	0.3	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.2	_	V _{CCIO} /2 + 0.2	0.62	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.15	_	V _{CCIO} /2 + 0.15
SSTL-18 Class I, II	1.71	1.8	1.89	0.25	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.175	_	V _{CCIO} /2 + 0.175	0.5	V _{CCIO} + 0.6	V _{CCIO} /2 - 0.125	_	V _{CCIO} /2 + 0.125
SSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	_	V _{CCIO} /2	_	0.35	_	_	V _{CCIO} /2	_

Table 1–21. Differential HSTL I/O Standards

I/O		V _{CCIO} (V)		V _{DIF(}	_{DC)} (V)		V _{X(AC)} (V)			V _{CM(DC)} (V)	V _{DIF(}	_{AC)} (V)
Standard	Min	Тур	Max	Min	Max	Min	Тур	Max	Min	Тур	Max	Min	Max
HSTL-18 Class I	1.71	1.8	1.89	0.2	_	0.78	_	1.12	0.78	_	1.12	0.4	_
HSTL-15 Class I, II	1.425	1.5	1.575	0.2	_	0.68	_	0.9	0.68	_	0.9	0.4	_
HSTL-12 Class I, II	1.14	1.2	1.26	0.16	V _{CCIO} + 0.3	_	0.5* V _{CCIO}	_	0.4* V _{CCIO}	0.5* V _{CCIO}	0.6* V _{CCIO}	0.3	V _{CCIO} + 0.48

Table 1–22. Differential I/O Standard Specifications $^{(1)}$, $^{(2)}$ (Part 1 of 2)

I/O	Vc	_{:CIO} (V)	(3)		V _{ID} (mV)			V _{ICM(DC)} (V)		V ₀	_D (V) (4)	V	_{DCM} (V)	(4)
Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
PCML			,		•		in spec	oins of high-s cifications, re page 1–25.	•						
2.5 V LVDS	2.375	2.5	2.625	100	V _{CM} =	_	0.05	D _{MAX} ≤ 700 Mbps	1.8 (5)	0.247		0.6	1.125	1.25	1.375
(HIO)	2.373	2.5	2.023	100	1.25 V	_	1.05 (5)	D _{MAX} > 700 Mbps	1.55 (5)	0.247	_	0.6	1.125	1.25	1.375
2.5 V LVDS	2.375	2.5	2.625	100	V _{CM} =	_	0.05	D _{MAX} ≤ 700 Mbps	1.8	0.247	_	0.6	1	1.25	1.5
(VIO)	2.070	2.0	2.023	100	1.25 V	_	1.05	D _{MAX} > 700 Mbps	1.55	0.247	_	0.6	1	1.25	1.5
RSDS (HIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.4
RSDS (VIO)	2.375	2.5	2.625	100	V _{CM} = 1.25 V	_	0.3	_	1.4	0.1	0.2	0.6	0.5	1.2	1.5
Mini-LVDS (HIO)	2.375	2.5	2.625	200	_	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.4
Mini-LVDS (VIO)	2.375	2.5	2.625	200	_	600	0.4	_	1.325	0.25	_	0.6	1	1.2	1.5
LVPECL (7)	2.375	2.5	2.625	300	_	_	0.6	D _{MAX} ≤ 700 Mbps	1.8 (6)	_	_	_	_	_	_
LVFEUL	2.375	2.5	2.625	300	_	_	1 (6)	D _{MAX} > 700 Mbps	1.6 (6)				_	_	_

Table 1–22. Differential I/O Standard Specifications (1), (2) (Part 2 of 2)

1/0	Vc	_{:CIO} (V)	(3)		V _{ID} (mV)			V _{ICM(DC)} (V)		V _o	_D (V) (4)	Vo	_{CM} (V)	(4)
Standard	Min	Тур	Max	Min	Condition	Max	Min	Condition	Max	Min	Тур	Max	Min	Тур	Max
BLVDS (8)	2.375	2.5	2.625	100	_	_	_	_	_	_	_	_			_

Notes to Table 1-22:

- (1) Vertical I/O (VIO) is top and bottom I/Os; horizontal I/O (HIO) is left and right I/Os.
- (2) 1.4-V/1.5-V PCML transceiver I/O standard specifications are described in "Transceiver Performance Specifications" on page 1–16.
- (3) Differential clock inputs in column I/O are powered by V_{CC_CLKIN} which requires 2.5 V. Differential inputs that are not on clock pins in column I/O are powered by V_{CCPD} which requires 2.5 V. All differential inputs in row I/O banks are powered by V_{CCPD} which requires 2.5V.
- (4) RL range: $90 \le RL \le 110 \Omega$.
- (5) The receiver voltage input range for the data rate when $D_{MAX} > 700$ Mbps is 1.0 V $\leq V_{IN} \leq$ 1.6 V. The receiver voltage input range for the data rate when $D_{MAX} \leq 700$ Mbps is zero $V \leq V_{IN} \leq 1.85$ V.
- (6) The receiver voltage input range for the data rate when $D_{MAX} > 700$ Mbps is $0.85 \text{ V} \le V_{IN} \le 1.75 \text{ V}$. The receiver voltage input range for the data rate when $D_{MAX} \le 700$ Mbps is $0.45 \text{ V} \le V_{IN} \le 1.95 \text{ V}$.
- (7) Column and row I/O banks support LVPECL I/O standards for input operation only on dedicated clock input pins.
- (8) For more information about BLVDS interface support in Altera devices, refer to AN522: Implementing Bus LVDS Interfaces in Supported Altera Device Families

Power Consumption

Altera offers two ways to estimate power consumption for a design the Excel-based Early Power Estimator and the Quartus[®] II PowerPlay Power Analyzer feature.



You typically use the interactive Excel-based Early Power Estimator before designing the FPGA to get a magnitude estimate of the device power. The Quartus II PowerPlay Power Analyzer provides better quality estimates based on the specifics of the design after you complete place-and-route. The PowerPlay Power Analyzer can apply a combination of user-entered, simulation-derived, and estimated signal activities that, when combined with detailed circuit models, yields very accurate power estimates.



For more information about power estimation tools, refer to the *PowerPlay Early Power Estimator User Guide* and the *PowerPlay Power Analysis* chapter in the *Quartus II Handbook*.

Switching Characteristics

This section provides performance characteristics of Stratix IV core and periphery blocks for commercial, industrial, and military grade devices.

The final numbers are based on actual silicon characterization and testing. The numbers reflect the actual performance of the device under worst-case silicon process, voltage, and junction temperature conditions. There are no designations on finalized tables.

Transceiver Performance Specifications

This section describes transceiver performance specifications.

Table 1–23 lists the Stratix IV GX transceiver specifications.

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 1 of 9)

Symbol/ Description	Conditions		Commer eed Gra		In∈ –2×	Commerc dustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Reference Clock											
Supported I/O Standards	1.2 V PCM	L, 1.4 V	PCML 1	.5 V PC	ML, 2.5	V PCML,	Differen	tial LVPE	ECL ⁽⁴⁾ , L	VDS, HCS	SL
Input frequency from REFCLK input pins	_	50	_	697	50	_	697	50	_	637.5	MHz
Phase frequency detector (CMU PLL and receiver CDR)	_	50	_	425	50	_	325	50	_	325	MHz
Absolute V _{MAX} for a REFCLK pin	_		_	1.6		_	1.6	_	_	1.6	V
Operational V _{MAX} for a REFCLK pin	_		_	1.5		_	1.5	_	_	1.5	V
Absolute V _{MIN} for a REFCLK pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Rise/fall time (21)		_	_	0.2		_	0.2	_	_	0.2	UI
Duty cycle	_	45	_	55	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	1600	200	_	1600	200	_	1600	mV
Spread-spectrum modulating clock frequency	PCle	30	_	33	30	_	33	30	_	33	kHz
Spread-spectrum downspread	PCIe	_	0 to -0.5%		_	0 to -0.5%	_	_	0 to -0.5%	_	
On-chip termination resistors	_		100	_		100	_	_	100	_	Ω
V _{ICM} (AC coupled)	_	1-	100 ± 10	%	1	100 ± 109	%	1	100 ± 10	%	mV
V _{ICM} (DC coupled)	HCSL I/O standard for PCIe reference clock	250	_	550	250	_	550	250	_	550	mV

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 2 of 9)

Symbol/ Description	Conditions		Commer eed Gra		In∈ –2×	Commerc dustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	10 Hz	_	_	-50	_	_	-50	_	_	-50	dBc/Hz
	100 Hz	_	_	-80	_	_	-80	_	_	-80	dBc/Hz
Transmitter REFCLK	1 KHz		_	-110	_		-110	_		-110	dBc/Hz
Phase Noise	10 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_	_	-120	_		-120	_	_	-120	dBc/Hz
	≥ 1 MHz	_	_	-130	_		-130	_	_	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (3)	10 KHz to 20 MHz	_	_	3	_	_	3	_	_	3	ps
R _{REF}	_	_	2000 ± 1%	_	_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clocks											
Calibration block clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_	_	125	_	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5 (5)	_	50	2.5/ 37.5 (5)	_	50	2.5/ 37.5 (5)	_	50	_
Delta time between reconfig_clks	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum power-down (gxb_powerdown) pulse width	_	1	_	_	1	_	_	1	_	_	μѕ
Receiver											
Supported I/O Standards		1	.4 V PCI	ML, 1.5	V PCML	, 2.5 V PC	CML, LVF	PECL, LV	DS		
Data rate (Single width, non-PMA Direct) (23)	_	600	_	3750	600	_	3750	600	_	3750	Mbps
Data rate (Double width, non-PMA Direct) (23)	_	1000	_	8500	1000	_	6500	1000	_	6375 (22)	Mbps
Data rate (Single width, PMA Direct)	_	600	_	3250	600	_	3250	600	_	3250	Mbps

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 3 of 9)

Symbol/ Description	Conditions		Commer eed Gra		Ind –2×	Commerc lustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Data rate (Double width, PMA Direct) (23)	_	1000		6500	1000		6500	1000	_	6375	Mbps
Absolute V _{MAX} for a receiver pin ⁽⁶⁾	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Operational V _{MAX} for a receiver pin	_	_	_	1.5		_	1.5	_	_	1.5	V
Absolute V _{MIN} for a receiver pin	_	-0.4	_	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_		_	1.6	_	_	1.6	_	_	1.6	V
Maximum peak-to- peak differential	V _{ICM} = 0.82 V setting	_		2.7		_	2.7	_	_	2.7	V
	V _{ICM} =1.1 V setting ⁽⁷⁾		_	1.6	_	_	1.6	_	_	1.6	V
Minimum	Data Rate = 600 Mbps to 5 Gbps Equalization = 0	100	_	_	100	_	_	165	_	_	mV
differential eye opening at receiver	DC gain = 0 dB										
serial input pins ⁽²⁰⁾	Data Rate > 5 Gbps Equalization = 0 DC gain = 0 dB	165	_	_	165	_	_	165	_	_	mV
	$V_{ICM} = 0.82 \text{ V}$	Ω	20 ± 10°) <u> </u>	ç	320 ± 10%	/_	g	 320 ± 10°	D/_	mV
V _{ICM}	setting V _{ICM} = 1.1 V setting (7)		20 ± 10 100 ± 10			100 ± 10°			100 ± 10		mV
Receiver DC Coupling Support	_					ıt receive Transceive					
	85– Ω setting	8	35 ± 20%	6		85 ± 20%)		85 ± 20%	6	Ω
Differential on-chip	100–Ω setting	1	00 ± 20°	%	1	00 ± 20%	6	-	100 ± 20°	%	Ω
termination resistors	120–Ω setting	1	20 ± 20°	%	1	20 ± 20%	6	-	120 ± 20°	%	Ω
	150-Ω setting	1	50 ± 20°	%	1	50 ± 20%	6	-	150 ± 20°	%	Ω

Symbol/ Description	Conditions		Commer eed Gra		Ind −2×	Commerc dustrial a Commer eed Grade	nd cial	Comm	B Military and –4 ercial/In peed Gra	dustrial	Unit			
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max				
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, Serial RapidIO SR/LR, CPRI LV/HV, OBSAI, SATA					Complia	nt				_			
Programmable PPM detector (8)	_	± 62.5, 100, 125, 200, 250, 300, 500, 1000 — — 200 — 200 — 200												
Run length	_	_		200		_	200	_	_	200	UI			
Programmable equalization (18)	_	_	_	16	_	_	16	_	_	16	dB			
t _{LTR} (9)	_	_	_	75		_	75	_	_	75	μs			
t _{LTR_LTD_Manual} (10)	_	15	_	_	15	_	_	15	_	_	μs			
t _{LTD_Manual} (11)	_		_	4000		_	4000	1	_	4000	ns			
t _{LTD_Auto} (12)		4000	_	_	4000	_	_	4000	_	_	ns			
	PCIe Gen1					20 - 35	5				MHz			
	PCIe Gen2					40 - 65	5				MHz			
	(OIF) CEI PHY at 6.375 Gbps					20 - 35	5				MHz			
	XAUI					10 - 18	3				MHz			
Receiver CDR 3 dB Bandwidth in	Serial RapidIO 1.25 Gbps					10 - 18	3				MHz			
lock-to-data (LTD) mode	Serial RapidIO 2.5 Gbps					10 - 18	3				MHz			
	Serial RapidIO 3.125 Gbps					6 - 10								
	GIGE					6 - 10					MHz			
	SONET OC12					3 - 6					MHz			
	SONET 0C48 14 - 19 MH						MHz							
Receiver buffer and CDR offset cancellation time (per channel)	_	_	_	1850 0	_	_	1850 0	_	_	18500	recon fig_ clk cycles			

Table 1-23. Transceiver Specifications for Stratix IV GX Devices (Part 5 of 9)

Symbol/ Description	Conditions		Commer eed Gra		Ind –2×	Commerc dustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	DC Gain Setting = 0	_	0	_		0	_	_	0	_	dB
	DC Gain Setting = 1	_	3	_	_	3	_	_	3	_	dB
Programmable DC gain	DC Gain Setting = 2	_	6	_	_	6	_	_	6	_	dB
	DC Gain Setting = 3	_	9	_	_	9	_	_	9	_	dB
	DC Gain Setting = 4	_	12	_	_	12	_	_	12	_	dB
EyeQ Data Rate	_	600	_	3250	600	_	3250	600	_	3250	Mbps
AEQ Data Rate	min V _{ID} (diff p-p) outer envelope = 600 mV 8B/10B encoded data	2500	_	6500	2500	_	6500	_	_	_	Mbps
Decision Feedback Equalizer (DFE) Data Rate	min V _{ID} (diff p-p) outer envelope = 500 mV	3125	_	6500	3125	_	6500	_	_	_	Mbps
Transmitter											
Supported I/O Standards				1.4	4 V PCM	L, 1.5 V F	PCML				
Data rate (Single width, non-PMA Direct)	_	600	_	3750	600	_	3750	600	_	3750	Mbps
Data rate (Double width, non-PMA Direct)	_	1000	_	8500	1000	_	6500	1000	_	6375 (22)	Mbps
Data rate (Single width, PMA Direct)	_	600	_	3250	600	_	3250	600	_	3250	Mbps
Data rate (Double width, PMA Direct)	_	1000	_	6500	1000	_	6500	1000	_	6375	Mbps
V _{OCM}	0.65 V setting	_	650	_	_	650		_	650		mV
	85– Ω setting	3	85 ± 15%	6		85 ± 15%)		85 ± 15%	6	Ω
Differential on-chip termination	100–Ω setting	1	00 ± 15°	%	1	00 ± 15%	6		100 ± 15°	%	Ω
resistors	120–Ω setting	1	20 ± 15°	%		20 ± 15%			120 ± 15°	%	Ω
	150- Ω setting	1	50 ± 15°	%	1	150 ± 15%	6	•	150 ± 15°	%	Ω

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 6 of 9)

Symbol/ Description	Conditions		Commer eed Gra		Ind −2×	Commerc dustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Differential and common mode return loss	PCIe Gen1 and Gen2 (TX $V_{OD}=4$), XAUI (TX $V_{OD}=6$), HiGig+ (TX $V_{OD}=6$), CEI SR/LR (TX $V_{OD}=8$), Serial RapidIO SR ($V_{OD}=6$), Serial RapidIO LR ($V_{OD}=8$), CPRI LV ($V_{OD}=6$), CPRI HV ($V_{OD}=2$), OBSAI ($V_{OD}=6$), SATA ($V_{OD}=4$),					Complia	nt				
Rise time (14)	_	50	_	200	50	_	200	50		200	ps
Fall time (14)	_	50	_	200	50	_	200	50	_	200	ps
XAUI rise time	_	60	_	130	60	—	130	60	_	130	ps
XAUI fall time	_	60	_	130	60	_	130	60		130	ps
Intra-differential pair skew	_		_	15		_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe ×4, Basic ×4	ded inple: — — 120 — — 120 — — 120 — — 120								ps	
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCIe ×8, Basic ×8	_	_	500	_	_	500	_	_	500	ps

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 7 of 9)

Symbol/ Description	Conditions		Commer eed Gra		Ind −2×	Commerc dustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Inter-transceiver block skew in Basic	N < 18 channels located across three transceiver blocks with the source CMU PLL located in the center transceiver block		l	400			400	1	_	400	ps
	N≥18 channels located across four transceiver blocks with the source CMU PLL located in one of the two center transceiver blocks	ı	1	650		_	650	1	_	650	ps
CMU0 PLL and CMU1	PLL										
Supported Data Range	_	600	_	8500	600	_	6500	600	_	6375	Mbps
pll_powerdown minimum pulse width (tpll_powerdown)	_					1					μS
CMU PLL lock time from pll_powerdown de-assertion	_	_	_	100	_	_	100	_	_	100	μS

Table 1–23. Transceiver Specifications for Stratix IV GX Devices (Part 8 of 9)

Symbol/ Description	Conditions		Commer eed Gra		Ind -2×	Commerc lustrial a Commer eed Grade	nd cial	Comm	3 Military and –4 ercial/Ind peed Gra	dustrial	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	PCIe Gen1			•		2.5 - 3.	5		•	•	MHz
	PCIe Gen2					6 - 8					MHz
	(OIF) CEI PHY at 4.976 Gbps					7 - 11					MHz
	(OIF) CEI PHY at 6.375 Gbps					5 - 10					MHz
	XAUI					2 - 4					MHz
-3 dB Bandwidth	Serial RapidIO 1.25 Gbps					3 - 5.5					MHz
	Serial RapidIO 2.5 Gbps 3 - 5.5								MHz		
	Serial RapidIO 3.125 Gbps					2 - 4					MHz
	GIGE					2.5 - 4.	5				MHz
	SONET OC12					1.5 - 2.	5				MHz
	SONET OC48					3.5 - 6					MHz
ATX PLL (6G)											,
	/L = 1		00-5400 000-650			00-5400 a			00-5400 6000-637		Mbps
Supported Data Range ⁽¹⁶⁾	/L = 2		0-2700 000-325			00-2700 a 3000-3250			00-2700 000-3187		Mbps
	/L = 4	-	0-1350 500-162			00-1350 a 500-1625			00-1350 500-1593		Mbps
	PCIe Gen 2		1.5			1.5			_		MHz
-3 dB Bandwidth	(OIF) CEI PHY at 6.375 Gbps		3 - 4.5			3 - 4.5			_		MHz
Transceiver-FPGA Fa											
Interface speed (non-PMA Direct)	_	25 — 325 25 — 325 25 — 250					MHz				
Interface speed (PMA Direct)	_	50	_	325	50	_	325	50	_	325	MHz

Table 1-23.	Transceiver S	pecifications	for Stratix IV G)	(Devices ((Part 9 of 9)

Symbol/ Description	Conditions		–2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade ⁽¹⁾			–3 Military ⁽²⁾ and –4 Commercial/Industrial Speed Grade			
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
Digital reset pulse width	_		Minimum is two parallel clock cycles									

Notes to Table 1-23:

- (1) The -2x speed grade is the fastest speed grade offered in the following Stratix IV GX devices: EP4SGX70DF29, EP4SGX110DF29, EP4SGX110FF35, EP4SGX110FF35, EP4SGX180DF29, EP4SGX230FF35, EP4SGX290FF35, EP4SGX180FF35, EP4SGX290FH29, EP4SGX360FF35, and EPSGX360FH29.
- (2) Stratix IV GX devices in military speed grade only support selected transceiver configuration up to 3125 Mbps. For more information, contact Altera sales representative.
- (3) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at 1 (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
- (4) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (5) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to the *Dynamic Reconfiguration in Stratix IV Devices* chapter.
- (6) The device cannot tolerate prolonged operation at this absolute maximum.
- (7) You must use the 1.1-V RX V_{ICM} setting if the input serial data standard is LVDS.
- (8) The rate matcher supports only up to \pm 300 parts per million (ppm).
- (9) Time taken to rx_pll_locked goes high from $rx_analogreset$ de-assertion. Refer to Figure 1–2 on page 1–33.
- (10) Time for which the CDR must be kept in lock-to-reference (LTR) mode after rx_pll_locked goes high and before rx_locktodata is asserted in manual mode. Refer to Figure 1–2 on page 1–33.
- (11) Time taken to recover valid data after the rx locktodata signal is asserted in manual mode. Refer to Figure 1-2 on page 1-33.
- (12) Time taken to recover valid data after the rx freqlocked signal goes high in automatic mode. Refer to Figure 1-3 on page 1-33.
- (13) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the "Left/Right PLL Requirements in Basic (PMA Direct) Mode" section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (14) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (15) For applications that require low transmit lane-to-lane skew, use Basic (PMA Direct) xN to achieve PMA-Only bonding across all channels in the link. You can bond all channels on one side of the device by configuring them in Basic (PMA Direct) xN mode. For more information about clocking requirements in this mode, refer to the "Basic (PMA Direct) Mode Clocking" section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (16) The Quartus II software automatically selects the appropriate /L divider depending on the configured data.
- (17) The maximum transceiver-FPGA fabric interface speed of 265.625 MHz is allowed only in Basic low-latency PCS mode with a 32-bit interface width. For more information, refer to the "Basic Double-Width Mode Configurations" section in the *Transceiver Architecture in Stratix IV Devices* chapter.
- (18) Figure 1–1 shows the AC gain curves for each of the 16 available equalization settings.
- (19) If your design uses more than one dynamic reconfiguration controller (altgx_reconfig) instances to control the transceiver (altgx) channels physically located on the same side of the device AND if you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
- (20) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with **Receiver Equalization** enabled.
- (21) The rise and fall time transition is specified from 20% to 80%.
- (22) Stratix IV GX devices in -4 speed grade support Basic mode and deterministic latency mode transceiver configurations up to 6375 Mbps. These configurations are shown in the figures 1-90, 1-92, 1-94, 1-96, and 1-101 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- (23) To support data rates lower than 600-Mbps specification through oversampling, use the CDR in LTR mode only.

Figure 1–1 shows the top-to-bottom AC gain curve for equalization settings 0 to 15.

Figure 1–1. AC Gain Curves for Equalization Settings 0 to 15 (Bottom to Top)




Table 1–24 lists the Stratix IV GT transceiver specifications.

Table 1-24. Transceiver Specifications for Stratix IV GT Devices (Part 1 of 8)

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			-3 Industrial Speed Grade			Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Reference Clock											
Supported I/O Standards	TO THE PROPERTY OF THE PROPERT										
Input frequency from REFCLK input pins	_	50	_	706.25	50	_	706.25	50	_	706.25	MHz
Phase frequency detector (CMU PLL and receiver CDR)	_	50	_	425	50		425	50		425	MHz
Absolute V _{MAX} for a REFCLK pin	_	_	_	1.6			1.6			1.6	V
Operational V _{MAX} for a REFCLK pin	_	_	_	1.5	_	_	1.5	_		1.5	V
Absolute V _{MIN} for a REFCLK pin	_	-0.3	_	_	-0.3		_	-0.3	_	_	V

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 2 of 8)

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			-3 lı	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Rise/fall time	_	_	_	0.2	_	_	0.2	_	_	0.2	UI
Duty cycle	_	45	_	55	45	_	55	45	_	55	%
Peak-to-peak differential input voltage	_	200	_	1200	200	_	1200	200	_	1200	mV
On-chip termination resistors	_	_	100	_	_	100	_	_	100	_	Ω
V _{ICM}	_	12	00 ± 10)%		1200 ±	10%		1200 ± 1	10%	mV
	10 Hz	_	_	-50	_	_	-50	_	_	-50	dBc/Hz
	100 Hz		_	-80	_	_	-80	_	_	-80	dBc/Hz
Transmitter REFCLK	1 KHz	_	_	-110	_	_	-110	_	_	-110	dBc/Hz
Phase Noise	10 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	100 KHz	_	_	-120	_	_	-120	_	_	-120	dBc/Hz
	≥ 1 MHz	_	_	-130	_	_	-130	_	_	-130	dBc/Hz
Transmitter REFCLK Phase Jitter (rms) for 100 MHz REFCLK (2)	10 KHz to 20 MHz	_	_	3	_	_	3	_	_	3	ps
R _{REF}	_	_	_	2000 ± 1%	_	2000 ± 1%	_	_	2000 ± 1%	_	Ω
Transceiver Clocks			•								
Calibration block clock frequency	_	10	_	125	10	_	125	10	_	125	MHz
reconfig_clk clock frequency	Dynamic reconfiguration clock frequency	2.5/ 37.5	_	_	2.5/ 37.5	_	50	2.5/ 37.5	_	50	MHz
fixedclk clock frequency	PCIe Receiver Detect	_	125	_	_	125	_		125	_	MHz
Delta time between reconfig_clks (15)	_	_	_	2	_	_	2	_	_	2	ms
Transceiver block minimum (gxb_powerdown) power-down pulse width	_	_	1	_	_	1	_	_	1	_	μѕ
Receiver											
Supported I/O Standards			1.4 V F	PCML, 1.5	V PCN	IL, 2.5 \	/ PCML, L\	/PECL,	LVDS		
Data rate (Single width, non-PMA Direct) (16)	_	600	_	3750	600	_	3750	600		3750	Mbps

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 3 of 8)

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 lı	ndustria Grad	Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Data rate (Double width, non-PMA Direct) (16)	_	1000	_	11300	1000	-	10312.5	1000	_	8500	Mbps
Data rate (Single width, PMA Direct) (16)	_	600	-	3250	600	-	3250	600	_	3250	Mbps
Data rate (Double width, PMA Direct) (16)	_	1000	-	6500	1000	1	6500	1000	_	6500	Mbps
Absolute V _{MAX} for a receiver pin ⁽⁴⁾	_	_	_	1.6	_		1.6	_	_	1.6	V
Operational V _{MAX} for a receiver pin	_	_	_	1.5	_		1.5	_	_	1.5	V
Absolute V _{MIN} for a receiver pin	_	_	-0.4	_	-0.4	_	_	-0.4	_	_	V
Maximum peak-to-peak differential input voltage V _{ID} (diff p-p) before device configuration	_	_	_	1.6	_	_	1.6	_	_	1.6	V
Maximum peak-to-peak	V _{ICM} = 0.82 V setting	_	_	2.7	_	_	2.7	_	_	2.7	V
differential input voltage V _{ID} (diff p-p) after device configuration	V _{ICM} = 1.2 V setting ⁽⁵⁾	_	_	1.2			1.2	_	_	1.2	V
Minimum differential eye opening at the receiver serial input pins for data rates ≤ 10.3125 Gbps.	Equalization = 0 (6) DC gain = 0 dB	85	_	_	85	_	_	85	_	_	mV
Minimum differential eye opening at the receiver serial input pins for data rates > 10.3125 Gbps.	Equalization = 0 (6) DC gain = 0 dB	165	_	_	_	_	_	_	_	_	mV
V _{ICM}	V _{ICM} = 0.82 V setting	82	20 ± 10	1%	820 ± 10%			820 ± 10%			mV
V ICIM	$V_{ICM} = 1.2 V$ setting ⁽⁵⁾	12	00 ± 10	0%	1	200 ±	10%		1200 ± ⁻	10%	mV

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 4 of 8)

Symbol/ Description	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			-3 lr	ndustria Grad	Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	J
	85– Ω setting	8	5 ± 20°	5 ± 20% 85 ± 20% 85 ± 20%							Ω
Differential on-chip termination	100– Ω setting	10	00 ± 20	%		100 ± 2	20%		100 ± 2	0%	Ω
resistors	120– Ω setting	12	20 ± 20	%		120 ± 2	20%		120 ± 2	0%	Ω
	150-Ω setting	15	60 ± 20	%		150 ± 2	20%		150 ± 2	0%	Ω
Differential and common mode return loss	PCIe (Gen 1 and Gen 2), XAUI, HiGig+, CEI SR/LR, Serial RapidIO SR/LR, CPRI LV/HV, OBSAI,		Compliant								_
Programmable PPM detector (7)	SATA —		± 62.5, 100, 125, 200, 250, 300, 500, 1000								ppm
Run length	_			200	_		200	<u> </u>	_	200	UI
Programmable equalization	_	_	_	16	_	_	16	_		16	dB
t _{LTR} (8)	_	_	_	75	_	_	75	_	_	75	μs
t _{LTR_LTD_Manual} (9)	_	15	_	_	15	_	_	15	_		μs
t _{LTD_Manual} (10)			_	4000	_	_	4000	_	_	4000	ns
t _{LTD_Auto} (11)		4000	_	_	4000	_		4000	_		ns
Receiver buffer and CDR offset cancellation time (per channel)	_	_	_	17000	_	_	17000	_	_	17000	reconfig_clk cycles
	DC Gain Setting = 0	_	0	_	_	0	_	_	0	_	dB
	DC Gain Setting = 1	_	3	_	_	3	_	_	3	_	dB
Programmable DC gain	DC Gain Setting = 2		6	_	_	6	_		6		dB
	DC Gain Setting = 3	_	9	_	_	9	_		9	_	dB
	DC Gain Setting = 4		12			12			12		dB
EyeQ Max Data Rate	_		_	4.0	_	_	4.0			4.0	Gbps

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 5 of 8)

Symbol/ Description	Conditions		ustrial Grade	Speed	–2 lr	ndustria Grad	al Speed e	-3 lı	ndustria Grad	Unit	
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
AEQ Data Rate	min V _{ID} (diff p-p) outer envelope = 600 mV 8B/10B encoded data	2500		6500	2500	ĺ	6500			_	Mbps
Decision Feedback Equalizer (DFE) Data Rate	min V _{ID} (diff p-p) outer envelope = 600 mV	3125	_	6500	3125	_	6500	_	_	_	Mbps
Transmitter											
Supported I/O Standards			1.4 V PCML								
Data rate (Single width, non-PMA Direct)	_	600	_	3750	600	_	3750	600	_	3750	Mbps
Data rate (Double width, non-PMA Direct)	_	1000	_	11300	1000	_	10312.5	1000	_	8500	Mbps
Data rate (Single width, PMA Direct)	_	600	_	3250	600		3250	600		3250	Mbps
Data rate (Double width, PMA Direct) (12)	_	1000	_	6500	1000	_	6500	1000	_	6500	Mbps
V _{OCM}	0.65 V setting		650			650	_		650		mV
D. (C.)	85– Ω setting	85 ± 15%		85 ± 15%			85 ± 15%			Ω	
Differential on-chip termination	100– Ω setting		00 ± 15			100 ± 1			100 ± 1	5%	Ω
resistors	120– Ω setting		20 ± 15			120 ± 1			120 ± 1		Ω
	150- Ω setting	150 ± 15%		%		150 ± 1	5%		150 ± 1	Ω	

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 6 of 8)

Symbol/ Description	Conditions	–1 Ind	ustrial Grade	Speed	-2 lı	ndustria Grad	al Speed e	-3 lı	ndustria Grad	ol Speed e	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Differential and common mode return loss	PCle Gen1 and Gen2 (TX $V_{OD}=4$), XAUI (TX $V_{OD}=6$), HiGig+ (TX $V_{OD}=6$), CEI SR/LR (TX $V_{OD}=8$), Serial RapidIO SR ($V_{OD}=6$), Serial RapidIO LR ($V_{OD}=8$), CPRI LV ($V_{OD}=6$), CPRI HV ($V_{OD}=2$), OBSAI ($V_{OD}=6$), SATA ($V_{OD}=4$),					Compli	ant				_
Rise time (13)	_	50	_	200	50	_	200	50	_	200	ps
Fall time (13)	_	50	_	200	50	_	200	50	_	200	ps
XAUI rise time	_	60	_	130	60	_	130	60	_	130	ps
XAUI fall time	_	60	_	130	60	_	130	60	_	130	ps
Intra-differential pair skew	_	_	_	15	_	_	15	_	_	15	ps
Intra-transceiver block transmitter channel-to-channel skew	×4 PMA and PCS bonded mode Example: XAUI, PCIe, ×4, Basic ×4	_	_	120	_	—	120	_	—	120	ps
Inter-transceiver block transmitter channel-to-channel skew	×8 PMA and PCS bonded mode Example: PCIe ×8, Basic ×8	_	_	500	_	_	500	_	_	500	ps

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 7 of 8)

Symbol/	Conditions	–1 Ind	ustrial Grade		–2 lr	ndustria Grad	al Speed e	-3 lı	ndustria Grad	ol Speed e	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Inter-transceiver	N < 18 channels located across three transceiver blocks with the source CMU PLL located in the center transceiver block	_	_	400	_	_	400	_	_	400	ps
block skew in Basic (PMA Direct) ×N mode (14)	N ≥ 18 channels located across four transceiver blocks with the source CMU PLL located in one of the two center transceiver blocks		_	650	_		650	ı	_	650	ps
CMU PLLO and CMU	PLL1										
Supported data range	_	600	_	11300	600	_	10312.5	600	_	8500	Mbps
CMU PLL lock time from pll_powerdown de-assertion	_		_	100	_		100		_	100	μ\$
ATX PLL (6G)											
	/L = 1		0-5400 00-65			800-540 6000-6			300-540 6000-6		Mbps
Supported Data Range	/L = 2		0-2700 00-32			100-270 3000-3			100-270 3000-3		Mbps
	/L = 4		0-1350 500-16			200-135 1500-1			200-135 1500-1		Mbps
ATX PLL (10G)											
Supported Data Range	_	9900	_	11300	9900	_	10312.5		_		Mbps
Transceiver-FPGA Fa	bric Interface										
Interface speed (non-PMA Direct)	_	25	_	325	25	_	325	25	_	265.625	MHz
Interface speed (PMA Direct)	_	50	_	325	50	_	325	50	_	325	MHz

Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 8 of 8)

Symbol/ Description	Conditions	–1 Industrial Speed Grade			−2 lı	ndustria Grad	al Speed e	-3 lı	ndustria Grad	Unit
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max
Digital reset pulse width	_		Minimum is two parallel clock cycles						_	

Notes to Table 1-24:

- (1) The minimum reconfig_clk frequency is 2.5 MHz if the transceiver channel is configured in **Transmitter Only** mode. The minimum reconfig_clk frequency is 37.5 MHz if the transceiver channel is configured in **Receiver only** or **Receiver and Transmitter** mode. For more information, refer to the *Dynamic Reconfiguration in Stratix IV Devices* chapter.
- (2) To calculate the REFCLK rms phase jitter requirement at reference clock frequencies other than 100 MHz, use the following formula: REFCLK rms phase jitter at 1 (MHz) = REFCLK rms phase jitter at 100 MHz * 100/f.
- (3) Differential LVPECL signal levels must comply to the minimum and maximum peak-to-peak differential input voltage specified in this table.
- (4) The device cannot tolerate prolonged operation at this absolute maximum.
- (5) You must use the 1.2-V RXV_{ICM} setting if the input serial data standard is LVDS.
- (6) The differential eye opening specification at the receiver input pins assumes that **Receiver Equalization** is disabled. If you enable **Receiver Equalization**, the receiver circuitry can tolerate a lower minimum eye opening, depending on the equalization level. Use H-Spice simulation to derive the minimum eye opening requirement with **Receiver Equalization** enabled.
- (7) The rate matcher supports only up to \pm 300 ppm.
- (8) Time taken to rx_pll_locked goes high from rx_analogreset de-assertion. Refer to Figure 1-2 on page 1-33.
- (9) Time for which the CDR must be kept in lock-to-reference mode after rx_pll_locked goes high and before rx_locktodata is asserted in manual mode. Refer to Figure 1–2 on page 1–33.
- (10) Time taken to recover valid data after the rx locktodata signal is asserted in manual mode. Refer to Figure 1-2 on page 1-33.
- (11) Time taken to recover valid data after the rx freqlocked signal goes high in automatic mode. Refer to Figure 1-3 on page 1-33.
- (12) A GPLL may be required to meet the PMA-FPGA fabric interface timing above certain data rates. For more information, refer to the "Left/Right PLL Requirements in Basic (PMA Direct) Mode" section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (13) The Quartus II software automatically selects the appropriate slew rate depending on the configured data rate or functional mode.
- (14) For applications that require low transmit lane-to-lane skew, use Basic (PMA Direct) xN to achieve PMA-Only bonding across all channels in the link. You can bond all channels on one side of the device by configuring them in Basic (PMA Direct) xN mode. For more information about clocking requirements in this mode, refer to the "Basic (PMA Direct) Mode Clocking" section in the *Transceiver Clocking in Stratix IV Devices* chapter.
- (15) If your design uses more than one dynamic reconfiguration controller (altgx_reconfig) instances to control the transceiver (altgx) channels physically located on the same side of the device AND if you use different reconfig_clk sources for these altgx_reconfig instances, the delta time between any two of these reconfig_clk sources becoming stable must not exceed the maximum specification listed.
- (16) To support data rates lower than 600-Mbps specification through oversampling, use the CDR in LTR mode only.

Figure 1–2 shows the lock time parameters in manual mode.

LTD = Lock-To-Data; LTR = Lock-To-Reference

Figure 1–2. Lock Time Parameters for Manual Mode




Figure 1–3 shows the lock time parameters in automatic mode.

Figure 1–3. Lock Time Parameters for Automatic Mode




Table 1–25 through Table 1–28 lists the typical differential $V_{\rm OD}$ termination settings for Stratix IV GX and GT devices.

Table 1–25. Typical V_{OD} Setting, TX Term = 85 Ω

Cumbal		V _{OD} Setting (mV)									
Symbol	0	1	2	3	4	5	6	7			
V _{OD} differential peak-to-peak Typical (mV)	170 ± 20%	340 ± 20%	510 ± 20%	595 ± 20%	680 ± 20%	765 ± 20%	850 ± 20%	1020± 20%			

Table 1–26. Typical V_{0D} Setting, TX Term = 100 Ω

Symbol		V _{OD} Setting (mV)										
Symbol	0	1	2	3	4	5	6	7				
V _{OD} differential peak-to-peak Typical (mV)	200 ± 20%	400 ± 20%	600 ± 20%	700 ± 20%	800 ± 20%	900 ± 20%	1000 ± 20%	1200 ± 20%				

Table 1–27. Typical V_{0D} Setting, TX Term = 120 Ω

Symbol		V _{OD} Setting (mV)										
Symbol	0	1	2	3	4	5	6					
V _{OD} differential peak-to-peak Typical (mV)	240 ± 20%	480 ± 20%	720 ± 20%	840 ± 20%	960 ± 20%	1080 ± 20%	1200 ± 20%					

Table 1–28. Typical V_{0D} Setting, TX Term = 150 Ω

Symbol		V _{OD} Setting (mV)										
Symbol	0	1	2	3	4	5						
V _{OD} differential peak-to-peak Typical (mV)	300 ± 20%	600 ± 20%	900 ± 20%	1050 ± 20%	1200 ± 20%	1350 ± 20%						

Table 1–29 lists typical transmitter pre-emphasis levels in dB for the first post tap under the following conditions (low-frequency data pattern [five 1s and five 0s] at 6.25 Gbps). The levels listed in Table 1–29 are a representation of possible pre-emphasis levels under the specified conditions only and that the pre-emphasis levels may change with data pattern and data rate.



To predict the pre-emphasis level for your specific data rate and pattern, run simulations using the Stratix IV HSSI HSPICE models.

Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 1 of 2)

Pre-Emphasis 1st		V _{OD} Setting													
Pre-Emphasis 1st Post-Tap Setting	0	1	2	3	4	5	6	7							
0	0	0	0	0	0	0	0	0							
1	N/A	0.7	0	0	0	0	0	0							
2	N/A	1	0.3	0	0	0	0	0							
3	N/A	1.5	0.6	0	0	0	0	0							

Table 1–29. Transmitter Pre-Emphasis Levels for Stratix IV Devices (Part 2 of 2)

Pre-Emphasis 1st				V _{od} S	etting			
Post-Tap Setting	0	1	2	3	4	5	6	7
4	N/A	2	0.7	0.3	0	0	0	0
5	N/A	2.7	1.2	0.5	0.3	0	0	0
6	N/A	3.1	1.3	0.8	0.5	0.2	0	0
7	N/A	3.7	1.8	1.1	0.7	0.4	0.2	0
8	N/A	4.2	2.1	1.3	0.9	0.6	0.3	0
9	N/A	4.9	2.4	1.6	1.2	0.8	0.5	0.2
10	N/A	5.4	2.8	1.9	1.4	1	0.7	0.3
11	N/A	6	3.2	2.2	1.7	1.2	0.9	0.4
12	N/A	6.8	3.5	2.6	1.9	1.4	1.1	0.6
13	N/A	7.5	3.8	2.8	2.1	1.6	1.2	0.6
14	N/A	8.1	4.2	3.1	2.3	1.7	1.3	0.7
15	N/A	8.8	4.5	3.4	2.6	1.9	1.5	0.8
16	N/A	N/A	4.9	3.7	2.9	2.2	1.7	0.9
17	N/A	N/A	5.3	4	3.1	2.4	1.8	1.1
18	N/A	N/A	5.7	4.4	3.4	2.6	2	1.2
19	N/A	N/A	6.1	4.7	3.6	2.8	2.2	1.4
20	N/A	N/A	6.6	5.1	4	3.1	2.4	1.5
21	N/A	N/A	7	5.4	4.3	3.3	2.7	1.7
22	N/A	N/A	8	6.1	4.8	3.8	3	2
23	N/A	N/A	9	6.8	5.4	4.3	3.4	2.3
24	N/A	N/A	10	7.6	6	4.8	3.9	2.6
25	N/A	N/A	11.4	8.4	6.8	5.4	4.4	3
26	N/A	N/A	12.6	9.4	7.4	5.9	4.9	3.3
27	N/A	N/A	N/A	10.3	8.1	6.4	5.3	3.6
28	N/A	N/A	N/A	11.3	8.8	7.1	5.8	4
29	N/A	N/A	N/A	12.5	9.6	7.7	6.3	4.3
30	N/A	N/A	N/A	N/A	11.4	9	7.4	N/A
31	N/A	N/A	N/A	N/A	12.9	10	8.2	N/A

Table 1–30 lists the Stratix IV GX transceiver jitter specifications for all supported protocols. For protocols supported by Stratix IV GT industrial speed grade devices, refer to the Stratix IV GX –2 commercial speed grade column in Table 1–30.

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 1 of 9)

Symbol/ Description	Conditions		Commeed G	ercial rade	-3 (l and -2 Sp	-4 (y ⁽³⁾ and ercial/ Speed e	Unit			
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SONET/SDH Transmit Jitt	er Generation ⁽⁴⁾										
Peak-to-peak jitter at 622.08 Mbps	Pattern = PRBS15	_		0.1	_	_	0.1	_	_	0.1	UI
RMS jitter at 622.08 Mbps	Pattern = PRBS15	_		0.01	_		0.01		_	0.01	UI
Peak-to-peak jitter at 2488.32 Mbps	Pattern = PRBS15	_		0.1	_		0.1	_	_	0.1	UI
RMS jitter at 2488.32 Mbps	Pattern = PRBS15	_		0.01	_		0.01	_	_	0.01	UI
SONET/SDH Receiver Jitt	er Tolerance ⁽⁴⁾										
	Jitter frequency = 0.03 KHz	> 15			> 15				5	UI	
	Pattern = PRBS15										
Jitter tolerance at 622.08 Mbps	Jitter frequency = 25 KHZ		> 1.5	5	> 1.5			> 1.5			UI
022.00 Mbp0	Pattern = PRBS15										
	Jitter frequency = 250 KHz		> 0.1	5		> 0.15	i		> 0.1	5	UI
	Pattern = PRBS15										
	Jitter frequency = 0.06 KHz		> 15		> 15			> 15			UI
	Pattern = PRBS15										
Jitter tolerance at	Jitter frequency = 100 KHZ		> 1.5	5		> 1.5			> 1.	5	UI
2488.32 Mbps	Pattern = PRBS15										
•	Jitter frequency = 1 MHz		> 0.1	5		> 0.15	;		> 0.1	5	UI
	Pattern = PRBS15										
	Jitter frequency = 10 MHz	> 0.15				> 0.15	i		> 0.1	5	UI
_	Pattern = PRBS15										
Fibre Channel Transmit J	•					1	1	T	1		Т
Total jitter FC-1	Pattern = CRPAT	<u> </u>		_	_	0.23	_	_	0.23	UI	
Deterministic jitter FC-1	Pattern = CRPAT	<u> </u>			_		0.11	_		0.11	UI
Total jitter FC-2	Pattern = CRPAT	_	_	0.33			0.33	_	_	0.33	UI
Deterministic jitter FC-2	Pattern = CRPAT	_		0.2		_	0.2	_	_	0.2	UI

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 2 of 9)

Symbol/ Description	Conditions		Commeed G	ercial rade	and –2	Comme Industri 2× Comi Deed Gr	ial mercial	-4 (y ⁽³⁾ and ercial/ Speed e	Unit	
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Total jitter FC-4	Pattern = CRPAT	_	_	0.52	_	_	0.52	_	_	0.52	UI
Deterministic jitter FC-4	Pattern = CRPAT	_	_	0.33	_	_	0.33	_	_	0.33	UI
Fibre Channel Receiver J	litter Tolerance ⁽⁵⁾ , ⁽¹⁴⁾										
Deterministic jitter FC-1	Pattern = CJTPAT		> 0.3	7		> 0.37	7		> 0.3	37	UI
Random jitter FC-1	Pattern = CJTPAT		> 0.3	1		> 0.31			> 0.3	31	UI
Cinuacidal iittar FC 1	Fc/25000		> 1.5	5		> 1.5			> 1.	5	UI
Sinusoidal jitter FC-1	Fc/1667		> 0.1			> 0.1			> 0.1		
Deterministic jitter FC-2	Pattern = CJTPAT		> 0.3	3		> 0.33	}	> 0.33			UI
Random jitter FC-2	Pattern = CJTPAT		> 0.2	9		> 0.29			> 0.29		
Sinusoidal jitter FC-2	Fc/25000		> 1.5	5	> 1.5				> 1.	5	UI
Siliusoluai jillei FG-2	Fc/1667	> 0.1			> 0.1				> 0.1		
Deterministic jitter FC-4	Pattern = CJTPAT	> 0.33				> 0.33	}		UI		
Random jitter FC-4	Pattern = CJTPAT	> 0.29			> 0.29				UI		
Sinusoidal jitter FC-4	Fc/25000		> 1.5	5		> 1.5			> 1.	5	UI
omusoidai jittei 10 4	Fc/1667		> 0.1			> 0.1			> 0.	1	UI
XAUI Transmit Jitter Gen	eration ⁽⁶⁾										
Total jitter at 3.125 Gbps	Pattern = CJPAT	_	_	0.3	_	_	0.3	_	_	0.3	UI
Deterministic jitter at 3.125 Gbps	Pattern = CJPAT	_	_	0.17			0.17	_	_	0.17	UI
XAUI Receiver Jitter Tole	erance ⁽⁶⁾	,		I.	II.	•	•				.I
Total jitter	_		> 0.6	5		> 0.65	;)		> 0.6	65	UI
Deterministic jitter	_		> 0.3	7		> 0.37	7		> 0.3	37	UI
Peak-to-peak jitter	Jitter frequency = 22.1 KHz		> 8.5	5		> 8.5			> 8.	5	UI
Peak-to-peak jitter	Jitter frequency = 1.875 MHz		> 0.1			> 0.1			> 0.	1	UI
Peak-to-peak jitter	Jitter frequency = 20 MHz		> 0.1			> 0.1			> 0.	1	UI
PCIe Transmit Jitter Gen	eration ⁽⁷⁾				I			I			
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		_	0.25	_	_	0.25	_	_	0.25	UI
Total jitter at 5 Gbps (Gen2) (15)	Compliance pattern	_	_	0.25	_	_	0.25	_	_	_	UI
PCIe Receiver Jitter Tole	rance ⁽⁷⁾			ı	ı	1	1	I.	1		.1
Total jitter at 2.5 Gbps (Gen1)	Compliance pattern		> 0.6	6		> 0.6			> 0.0	6	UI

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 3 of 9)

Symbol/ Description	Conditions	-2 (ercial	-3 (and -2	Comme Industri	al nercial	-3 N -4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Total jitter at 5 Gbps (Gen2)	Compliance pattern	Compliant		(Compliant					UI	
PCIe (Gen 1) Electrical Id	lle Detect Threshold										
V _{RX-IDLE-DETDIFFp-p} (16)	Compliance pattern	65	_	175	65	_	175	65	_	175	UI
Serial RapidIO Transmit J	litter Generation ⁽⁸⁾										
Deterministic jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps	_	_	0.17	_	_	0.17	_	_	0.17	UI
(pour to pour)	Pattern = CJPAT										
Total jitter (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps Pattern = CJPAT	_		0.35	_	_	0.35	_	_	0.35	UI
Serial RapidIO Receiver											
Deterministic jitter	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.3	7		> 0.37	,		> 0.3	37	UI
tolerance (peak-to-peak)	Pattern = CJPAT										
Combined deterministic and random jitter	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.5	5		> 0.55	;		> 0.5	5	UI
tolerance (peak-to-peak)	Pattern = CJPAT										
	Jitter Frequency = 22.1 KHz Data Rate = 1.25, 2.5, 3.125 Gbps		> 8.5	j.		> 8.5			> 8.5	5	UI
	Pattern = CJPAT										
	Jitter Frequency = 1.875 MHz										
Sinusoidal jitter tolerance (peak-to-peak)	Data Rate = 1.25, 2.5, 3.125 Gbps		> 0.1			> 0.1			> 0.	1	UI
	Pattern = CJPAT										
	Jitter Frequency = 20 MHz										
	Data Rate = 1.25, 2.5, 3.125 Gbps	> 0.1		> 0.1			> 0.	1	UI		
	Pattern = CJPAT										
GIGE Transmit Jitter Gen	eration ⁽⁹⁾										
Deterministic jitter (peak-to-peak)	Pattern = CRPAT		_	0.14	_	_	0.14	_	_	0.14	UI
Total jitter (peak-to-peak)	Pattern = CRPAT	_		0.279	_	_	0.279	_	_	0.279	UI

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 4 of 9)

Symbol/ Description	Conditions	-2 C	omme eed Gi	ercial	-3 Commercial/ Industrial and -2× Commercial Speed Grade			-3 N -4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
GIGE Receiver Jitter Tole	rance ⁽⁹⁾										
Deterministic jitter tolerance (peak-to-peak)	Pattern = CJPAT		> 0.4	ļ		> 0.4			> 0.	4	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Pattern = CJPAT	> 0.66			> 0.66			> 0.6	66	UI	
HiGig Transmit Jitter Gen	eration ⁽¹⁰⁾										
Deterministic jitter (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT	_		0.17	_	_	_	_	_	_	UI
Total jitter (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT	_	_	0.35	_	_	_	_	_	_	UI
HiGig Receiver Jitter Tolo	erance ⁽¹⁰⁾	ı				I			ı		
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT		> 0.3	7	_	_	_	_	_	_	UI
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 3.75 Gbps Pattern = CJPAT		> 0.6	5	_	_	_	_	_	_	UI
	Jitter Frequency = 22.1 KHz Data Rate = 3.75 Gbps		> 8.5	i	_	_		_	_	_	UI
	Pattern = CJPAT Jitter Frequency =										
Sinusoidal jitter tolerance (peak-to-peak)	1.875MHz Data Rate = 3.75 Gbps		> 0.1		_	_	_	_	_	_	UI
	Pattern = CJPAT										
	Jitter Frequency = 20 MHz		> 0.1		_	_	_	_			UI
	Data Rate = 3.75 Gbps Pattern = CJPAT		7 0.1								0.
(OIF) CEI Transmitter Jitt	er Generation ⁽¹¹⁾										
Total jitter (peak-to-peak)	Data Rate = 6.375 Gbps Pattern = PRBS15 BER = 10 ⁻¹²	0.3		_	_	0.3	_	_	0.3	UI	
(OIF) CEI Receiver Jitter	-	<u> </u>		<u> </u>	<u> </u>	<u> </u>	1	<u> </u>	<u> </u>	<u> </u>	<u> </u>
Deterministic jitter tolerance (peak-to-peak)	Data Rate = 6.375 Gbps Pattern = PRBS31 BER = 10 ⁻¹²	> 0.675		> 0.675		_	_	>0.675	UI		

Symbol/ Description	Conditions		Commo eed G		and –2	Comme Industri 2× Comr Jeed Gra	al nercial	–3 N –4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Combined deterministic and random jitter tolerance (peak-to-peak)	Data Rate = 6.375 Gbps Pattern=PRBS31 BER = 10 ⁻¹²	> 0.988			> 0.988		_	_	>0.988	UI	
	Jitter Frequency = 38.2 KHz										
	Data Rate = 6.375 Gbps Pattern = PRBS31 BER = 10 ⁻¹²		> 5			> 5		_	_	> 5	UI
	Jitter Frequency = 3.82 MHz										
Sinusoidal jitter tolerance (peak-to-peak)	Data Rate = 6.375 Gbps Pattern = PRBS31 BER = 10 ⁻¹²		> 0.0	5	> 0.05		_	_	> 0.05	UI	
	Jitter Frequency = 20 MHz										
	Data Rate= 6.375 Gbps Pattern = PRBS31 BER = 10 ⁻¹²		> 0.0	5	> 0.05			_	_	> 0.05	UI
SDI Transmitter Jitter Ge	neration ⁽¹²⁾										
Alignment jitter	Data Rate = 1.485 Gbps (HD) Pattern = Color Bar Low-Frequency Roll-Off = 100 KHz	0.2	_	_	0.2	_	_	0.2	_	_	UI
(peak-to-peak)	Data Rate = 2.97 Gbps (3G) Pattern = Color Bar Low-Frequency Roll-Off = 100 KHz	0.3 — —		0.3	_	_	0.3	_	_	UI	

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 6 of 9)

Symbol/ Description	Conditions	-2 0		ercial	-3 (I and -2	Comme ndustri	rcial/ al nercial	-3 N -4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
SDI Receiver Jitter Tolera	ance ⁽¹²⁾										
	Jitter Frequency = 15 KHz										
	Data Rate = 2.97 Gbps (3G) Pattern = Single Line Scramble Color Bar		> 2			> 2			> 2		UI
Sinusoidal jitter	Jitter Frequency = 100 KHz										
tolerance (peak-to-peak)	Data Rate = 2.97 Gbps (3G) Pattern = Single Line Scramble Color Bar		> 0.3	}		> 0.3			> 0.3	3	UI
	Jitter Frequency = 148.5 MHz										
	Data Rate = 2.97 Gbps (3G) Pattern = Single Line Scramble Color Bar		> 0.3	}		> 0.3			> 0.3	3	UI
	Jitter Frequency = 20 KHz										
	Data Rate = 1.485 Gbps (HD) Pattern = 75% Color Bar		>1			> 1			> 1		UI
Sinusoidal jitter tolerance (peak-to-peak)	Jitter Frequency = 100 KHz Data Rate = 1.485 Gbps (HD) Pattern = 75% Color Bar		> 0.2	!		> 0.2			> 0.3	2	UI
	Jitter Frequency = 148.5 MHz										
	Data Rate = 1.485 Gbps (HD) Pattern = 75% Color Bar		> 0.2			> 0.2			> 0.:	2	UI
SAS Transmit Jitter Gene	ration ⁽¹⁷⁾										
Total jitter at 1.5 Gbps (G1)	Pattern = CJPAT		_	0.55	_	_	0.55		_	0.55	UI
Deterministic jitter at 1.5 Gbps (G1)	Pattern = CJPAT	_	_	0.35	_	_	0.35	_	_	0.35	UI
Total jitter at 3.0 Gbps (G2)	Pattern = CJPAT	_	_	0.55		_	0.55	_	_	0.55	UI
Deterministic jitter at 3.0 Gbps (G2)	Pattern = CJPAT			0.35			0.35			0.35	UI
Total jitter at 6.0 Gbps (G3)	Pattern = CJPAT		_	0.25	_	_	0.25			0.25	UI

Table 1-30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 7 of 9)

Symbol/ Description	Conditions		Comm eed G	ercial rade	-3 Commercial/ Industrial and -2× Commercial Speed Grade			–3 N –4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Random jitter at 6.0 Gbps (G3)	Pattern = CJPAT	_		0.15	_	_	0.15			0.15	UI
SAS Receiver Jitter Tole	rance ⁽¹⁷⁾										
Total Jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT		> 0.6	5		> 0.65	j		> 0.6	55	UI
Deterministic Jitter tolerance at 1.5 Gbps (G1)	Pattern = CJPAT		> 0.35 > 0.35 > 0.35		35	UI					
Sinusoidal Jitter	Jitter Frequency = 900 KHz to 5 MHz		0.4	1	> 0.1				•	_	
tolerance at 1.5 Gbps (G1)	Pattern = CJTPAT BER = 1E-12	> 0.1 > 0.1			> 0.	1	UI				
CPRI Transmit Jitter Gen	eration ⁽¹⁸⁾										
	E.6.HV, E.12.HV			0.279			0.279			0.279	UI
	Pattern = CJPAT			0.279			0.279			0.279	UI
Total Jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV		_	0.35	_	_	0.35	_	_	0.35	UI
	Pattern = CJTPAT										
	E.6.HV, E.12.HV			0.14			0.14		_	0.14	UI
	Pattern = CJPAT			0.14			0.14			0.14	01
Deterministic Jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV	_	_	0.17		_	0.17	_	_	0.17	UI
	Pattern = CJTPAT										
CPRI Receiver Jitter Tole	erance ⁽¹⁸⁾										
Total jitter tolerance	E.6.HV, E.12.HV		> 0.6	6		> 0.66			> 0.6	36	UI
Total jitter tolerance	Pattern = CJPAT		<i>></i> 0.0			/ 0.00	,		<i>></i> 0.0		O1
Deterministic jitter	E.6.HV, E.12.HV		> 0.4	l		> 0.4			> 0.	4	UI
tolerance	Pattern = CJPAT		, 0.	•		, 0			, 0.	•	0.
T - 1 - 1 - 1	E.6.LV, E.12.LV, E.24.LV, E.30.LV		0.0	-		0.05			0.6		l
Total jitter tolerance	Pattern = CJTPAT	> 0.65			> 0.6	5	UI				
Deterministic jitter	E.6.LV, E.12.LV, E.24.LV,	·									
tolerance	E.30.LV Pattern = CJTPAT	> 0.37 > 0		> 0.37 > 0.37		> 0.37		37	UI		
Combined deterministic and random jitter	E.6.LV, E.12.LV, E.24.LV, E.30.LV		> 0.5	5		> 0.55	<u> </u>		> 0.5	55	UI
tolerance	Pattern = CJTPAT	> 0.55 > 0.55 > 0.55									

Table 1–30. Transceiver Block Jitter Specifications for Stratix IV GX Devices (1), (2) (Part 8 of 9)

Symbol/ Description	Conditions	–2 Commercial Speed Grade			and –2	Comme Industri 2× Comr Deed Gr	al nercial	–3 N –4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
OBSAI Transmit Jitter Ge	neration ⁽¹⁹⁾										
Total jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6MHz Pattern = CJPAT		_	0.35	_	_	0.35	_	_	0.35	UI
Deterministic jitter at 768 Mbps, 1536 Mbps, and 3072 Mbps	REFCLK = 153.6MHz Pattern = CJPAT	_	_	0.17	_	_	0.17	_	_	0.17	UI
OBSAI Receiver Jitter Tol	erance ⁽¹⁹⁾										
Deterministic jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.3	7		> 0.37			> 0.3	7	UI
Combined deterministic and random jitter tolerance at 768 Mbps, 1536 Mbps, and 3072 Mbps	Pattern = CJPAT		> 0.5	5		> 0.55			> 0.5	55	UI
Sinusoidal Jitter	Jitter Frequency = 5.4 KHz Pattern = CJPAT	> 8.5 > 8.5 > 8.5				5	UI				
tolerance at 768 Mbps	Jitter Frequency = 460 MHz to 20 MHz		> 0.1			> 0.1			> 0.	1	UI
	Pattern = CJPAT										
	Jitter Frequency = 10.9 KHz	> 8.5		> 8.5				> 8.	5	UI	
Sinusoidal Jitter	Pattern = CJPAT										
tolerance at 1536 Mbps	Jitter Frequency = 921.6 MHz to 20 MHz Pattern = CJPAT	> 0.1		> 0.1 > 0.1 > 0.1		> 0.1		1	UI		

Table 1-30. Tra	ansceiver Block Jitter S _l	pecifications for Stratix	IV GX Devices (1), (2)	(Part 9 of 9)
-----------------	---------------------------------------	---------------------------	------------------------	---------------

Symbol/ Description	Conditions	-2 Commercial Speed Grade			–3 Commercial/ Industrial and –2× Commercial Speed Grade			–3 N –4 (Indu	Unit		
		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
	Jitter Frequency = 21.8 KHz	> 8.5		> 8.5				UI			
Sinusoidal Jitter	Pattern = CJPAT										
tolerance at 3072 Mbps Jitter Frequency = 1843.2 MHz to 20 MI Pattern = CJPAT		> 0.1		> 0.1			> 0.1			UI	

Notes to Table 1-30:

- (1) Dedicated refclk pins were used to drive the input reference clocks.
- (2) The Jitter numbers are valid for the stated conditions only.
- (3) Stratix IV GX devices in military speed grade only support selected transceiver configuration up to 3125 Mbps. For more information, contact Altera sales representative.
- (4) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
- (5) The jitter numbers for Fibre Channel are compliant to the FC-PI-4 Specification revision 6.10.
- (6) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
- (7) The jitter numbers for PCI Express (PIPE) (PCIe) are compliant to the PCIe Base Specification 2.0.
- (8) The jitter numbers for Serial RapidIO are compliant to the RapidIO Specification 1.3.
- (9) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
- (10) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
- (11) The jitter numbers for (OIF) CEI are compliant to the OIF-CEI-02.0 Specification.
- (12) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
- (13) The fibre channel transmitter jitter generation numbers are compliant to the specification at δ_T interoperability point.
- (14) The fibre channel receiver jitter tolerance numbers are compliant to the specification at δ_R interoperability point.
- (15) You must use the ATX PLL adjacent to the transceiver channels to meet the transmitter jitter generation compliance in PCle Gen2 ×8 modes.
- $(16) \ Stratix\ IV\ PCIe\ receivers\ are\ compliant\ to\ this\ specification\ provided\ the\ V_{TX-CM-DC-ACTIVEIDLE-DELTA}\ of\ the\ upstream\ transmitter\ is\ less\ than\ 50mV.$
- (17) The jitter numbers for Serial Attached SCSI (SAS) are compliant to the SAS-2.1 Specification.
- (18) The jitter numbers for CPRI are compliant to the CPRI Specification V3.0.
- (19) The jitter numbers for OBSAI are compliant to the OBSAI RP3 Specification V4.1.

Table 1–31 lists the transceiver jitter specifications for protocols supported by Stratix IV GT devices.

Table 1–31. Transceiver Jitter Specifications for Protocols by Stratix IV GT Devices (Part 1 of 2)

Symbol/	Conditions		ustrial S Grade	Speed	–2 Ind	ustrial Grade		–3 Ind	ustrial Grade	Speed	Unit
Description		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
XLAUI/CAUI Trans	mit Jitter Generation ⁽¹⁾ , ⁽³⁾										
Total Jitter	Pattern = PRBS-31		_	0.30			0.30		_	0.30	UI
	$V_{0D} = 800 \text{ mV}$										
Deterministic	REFCLK = 644.53 MHz			0.47			0.47			0.47	
Jitter	4 (XLAUI)/ 10 (CAUI) channels in Basic ×1 mode		_	0.17		_	0.17			0.17	UI
XLAUI/CAUI Recei	iver Jitter Tolerance ⁽¹⁾										
Total Jitter tolerance	Pattern = PRBS-31		> 0.62			> 0.62			_		UI
	Jitter Frequency = 40 KHz										
	Pattern = PRBS-31		> 5			> 5			_		UI
	Equalization = Disabled		/ 0			/ 0					01
Sinusoidal Jitter	BER = 1E-12										
tolerance	Jitter Frequency ≥ 4 MHz										
	Pattern = PRBS-31		> 0.05			> 0.05			_		UI
	Equalization = Disabled										
	BER = 1E-12										
XFI Iransmitter J	itter Generation ⁽²⁾ , ⁽³⁾	T		ı			1		Τ	T	ı
	Pattern = PRBS-31										
Total jitter at	Vod = 800 mV	_	_	0.3	_	_	0.3	_	_	_	UI
10.3125 Gbps	REFCLK = 644.53 MHz			0.0			0.0				0.
	10 channels in Basic ×1 mode										
OTL 4.10 (1), (3)			_			_			_		
Total Jitter at 11.18 Gbps	Pattern = PRBS-31	_	_	0.30	_	_	0.30	_	_	0.30	UI
Deterministic Jitter	V _{OD} = 800 mV REFCLK = 698.75 MHz	_	_	0.17	_	_	0.17	_	_	0.17	UI

Table 1–31. Transceiver Jitter Specifications for Protocols by Stratix IV GT Devices (Part 2 of 2)

Symbol/	Conditions	–1 Industrial Speed Grade			–2 Industrial Speed Grade			–3 Industrial Speed Grade			Unit
Description			Тур	Max	Min	Тур	Max	Min	Тур	Max	
	Jitter Frequency = 40 KHz										
	Pattern = PRBS-31										
	Equalization = Disabled	> 5		> 5			>5 —			UI	
Sinusoidal Jitter	BER = 1E-12										
tolerance	Jitter Frequency ≥ 4 MHz										
	Pattern = PRBS-31	> 0.05			. 0.05						
	Equalization = Disabled			> 0.05			_			UI	
	BER = 1E-12										

Notes to Table 1-31:

- (1) The jitter numbers for XLAUI/CAUI are compliant to the IEEE P802.3ba specification.
- (2) Stratix IV GT transceivers are compliant to the XFI datacom transmitter jitter specifications in Table 9 of XFP Revision 4.1.
- (3) Contact Altera for board and link best practices at BER = 1E-15.

Table 1–32 lists the SFI-S transmitter jitter specifications for Stratix IV GT devices.

Table 1–32. SFI-S Transmitter Jitter Specifications for Stratix IV GT Devices (1), (2)

Symbol/Description	Conditions	-1 Industrial Speed Grade Mean	-2 Industrial Speed Grade Mean	-3 Industrial Speed Grade Mean	Unit
	Pattern = PRBS-31				
Total Transmitter jitter at	Vod = 800 mV	0.23 UI ⁽³⁾			UI
11.3 Gbps ⁽⁴⁾	REFCLK = 706.25 MHz	0.23 01 (9)	_	_	UI
	12 channels in Basic ×1 mode				

Notes to Table 1-32:

- (1) Dedicated refclk pins were used to drive the input reference clocks.
- (2) The jitter numbers are valid for stated conditions only.
- (3) Two hundred channels were characterized to derive the mean transmitter jitter specification of 0.23 UI. The maximum jitter across the 200 units characterized was 0.30 UI.
- (4) Contact Altera for board and link best practices at BER = 1E-15.

Transceiver Datapath PCS Latency



For more information about:

- Basic mode PCS latency, refer to Figure 1-90 through Figure 1-97 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- PCIe mode PCS latency, refer to Figure 1-102 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- XAUI mode PCS latency, refer to Figure 1-119 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- GIGE mode PCS latency, refer to Figure 1-128 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- SONET/SDH mode PCS latency, refer to Figure 1-136 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- SDI mode PCS latency, refer to Figure 1-141 in the *Transceiver Architecture in Stratix IV Devices* chapter.
- (OIF) CEI PHY mode PCS latency, refer to Figure 1-143 in the *Transceiver Architecture in Stratix IV Devices* chapter.

Core Performance Specifications

This section describes the clock tree, phase-locked loop (PLL), digital signal processing (DSP), TriMatrix, configuration, JTAG, and chip-wide reset (Dev_CLRn) specifications.

For the Stratix IV GT -1 and -2 speed grade specifications, refer to the $-2/-2 \times$ speed grade column. For the Stratix IV GT -3 speed grade specification, refer to the -3 speed grade column, unless otherwise specified.

Clock Tree Specifications

Table 1–33 lists the clock tree specifications for Stratix IV devices.

Table 1-33. Clock Tree Performance for Stratix IV Devices

	Perfo	rmance		llmit
Symbol	-2/-2× Speed Grade	-3 Speed Grade	-4 Speed Grade	Unit
Global clock and Regional clock	800	700	500	MHz
Periphery clock	550	500	500	MHz

PLL Specifications

Table 1–34 lists the Stratix IV PLL specifications when operating in the commercial (0° to 85°C), industrial (–40° to 100°C), and military (–55°C to 125°C) junction temperature ranges.

Table 1-34. PLL Specifications for Stratix IV Devices (Part 1 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
	Input clock frequency (-2/-2x speed grade)	5	_	800 (1)	MHz
f _{IN}	Input clock frequency (–3 speed grade)	5		717 ⁽¹⁾	MHz
	Input clock frequency (-4 speed grade)	5		717 ⁽¹⁾	MHz
f _{INPFD}	Input frequency to the PFD	5	_	325	MHz
	PLL VCO operating range (-2 speed grade)	600		1600	MHz
f _{VCO} (2)	PLL VCO operating range (-3 speed grade)	600		1300	MHz
	PLL VCO operating range (-4 speed grade)	600	_	1300	MHz
t _{EINDUTY}	Input clock or external feedback clock input duty cycle	40		60	%
	Output frequency for internal global or regional clock (-2/-2x speed grade)	_	_	800 (3)	MHz
f _{OUT}	Output frequency for internal global or regional clock (–3 speed grade)	_	_	717 (3)	MHz
	Output frequency for internal global or regional clock (–4 speed grade)		_	717 ⁽³⁾	MHz
	Output frequency for external clock output (–2 speed grade)	_	_	800 ⁽³⁾	MHz
f _{OUT_EXT}	Output frequency for external clock output (–3 speed grade)	_	_	717 ⁽³⁾	MHz
	Output frequency for external clock output (-4 speed grade)	_		717 ⁽³⁾	MHz
toutduty	Duty cycle for external clock output (when set to 50%)	45	50	55	%
t _{FCOMP}	External feedback clock compensation time	_	_	10	ns
t _{CONFIGPLL}	Time required to reconfigure scan chain	_	3.5	_	scancik cycles
t _{CONFIGPHASE}	Time required to reconfigure phase shift	_	1	_	scancik cycles
f _{SCANCLK}	scanclk frequency	_		100	MHz
t _{LOCK}	Time required to lock from end-of-device configuration or de-assertion of areset	_	_	1	ms
t _{DLOCK}	Time required to lock dynamically (after switchover or reconfiguring any non-post-scale counters/delays)	_	_	1	ms
	PLL closed-loop low bandwidth	_	0.3	_	MHz
f_{CLBW}	PLL closed-loop medium bandwidth	_	1.5	_	MHz
	PLL closed-loop high bandwidth (8)	Clock output (when set to 50%)	_	MHz	
t _{PLL_PSERR}	Accuracy of PLL phase shift	_	_	±50	ps
t _{ARESET}	Minimum pulse width on the areset signal	10	_	_	ns
+ (4) (5)	Input clock cycle to cycle jitter ($F_{REF} \ge 100 \text{ MHz}$)	_	_	0.15	UI (p-p)
t _{INCCJ} (4), (5)	Input clock cycle to cycle jitter (F _{REF} < 100 MHz)	_	_	±750	ps (p-p)
+ (6)	Period Jitter for dedicated clock output ($F_{OUT} \ge 100 \text{ MHz}$)	_	_	175	ps (p-p)
t _{OUTPJ_DC} (6)	Period Jitter for dedicated clock output (F _{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)

Table 1-34. PLL Specifications for Stratix IV Devices (Part 2 of 2)

Symbol	Parameter	Min	Тур	Max	Unit
t(6)	Cycle to Cycle Jitter for dedicated clock output $(F_{OUT} \ge 100 \text{ MHz})$	_	_	175	ps (p-p)
toutej_do (6)	Cycle to Cycle Jitter for dedicated clock output (F _{OUT} < 100 MHz)	_	_	17.5	mUI (p-p)
	Period Jitter for clock output on regular I/O (F _{OUT} \geq 100 MHz)	_	_	600	ps (p-p)
(9)	Period Jitter for clock output on regular I/O (F _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{OUTCCJ_IO} (6),	Cycle to Cycle Jitter for clock output on regular I/O $(F_{OUT} \ge 100 \text{ MHz})$	_	_	600	ps (p-p)
(9)	Cycle to Cycle Jitter for clock output on regular I/O (F _{OUT} < 100 MHz)	_	_	60	mUI (p-p)
t _{CASC_OUTPJ_DC}	Period Jitter for dedicated clock output in cascaded PLLs ($F_{OUT} \ge 100 MHz$)	_		ps (p-p)	
(6), (7)	Period Jitter for dedicated clock output in cascaded PLLs (F _{OUT} < 100MHz)	output — — — — — — — — — — — — — — — — — — —	25	mUI (p-p)	
f _{DRIFT}	Frequency drift after PFDENA is disabled for duration of 100 us	_	_	±10	%

Notes to Table 1-34:

- (1) This specification is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O standard.
- (2) The VCO frequency reported by the Quartus II software in the PLL summary section of the compilation report takes into consideration the VCO post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the f_{VCO} specification.
- (3) This specification is limited by the lower of the two: I/O F_{MAX} or F_{OUT} of the PLL.
- (4) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less than 120 ps.
- (5) F_{REF} is fIN/N when N = 1.
- (6) Peak-to-peak jitter with a probability level of 10⁻¹² (14 sigma, 99.9999999974404% confidence level). The output jitter specification applies to the intrinsic jitter of the PLL, when an input jitter of 30 ps is applied. The external memory interface clock output jitter specifications use a different measurement method and are available in Table 1–51 on page 1–62.
- $(7) \quad \text{The cascaded PLL specification is only applicable with the following condition:} \\$
 - A. Upstream PLL: $0.59 Mhz \le Upstream PLL BW < 1 MHz$
 - B. Downstream PLL: Downstream PLL BW > 2 MHz
- (8) High bandwidth PLL settings are not supported in external feedback mode.
- (9) External memory interface clock output jitter specifications use a different measurement method, which is available in Table 1–49 on page 1–61.

DSP Block Specifications

Table 1–35 lists the Stratix IV DSP block performance specifications.

Table 1–35. Block Performance Specifications for Stratix IV DSP Devices (1)

	Resources Used		Pe	rformance			
Mode	Number of Multipliers	-1 Industrial and-2/-2× Commercial/ Industrial Speed Grade	-3 Commercial Speed Grade	-3 Industrial Speed Grade	-4 Commercial Speed Grade	–4 Industrial Speed Grade	Unit
9×9-bit multiplier (A, C, E, G) (2)	1	520	460	460	400	400	MHz
9×9-bit multiplier (B, D, F, H) (2)	1	520	460	460	400	400	MHz
12×12-bit multiplier (A, E) (3)	1	540	500	500	440	440	MHz
12×12-bit multiplier (B, D, F, H) (3)	1	540	500	500	440	430	MHz
18×18-bit multiplier	1	600	550	550	480	480	MHz
36×36-bit multiplier	1	480	440	440	380	380	MHz
18×18-bit multiply accumulator	4	490	440	440	380	380	MHz
18×18-bit multiply adder	4	510	470	470	410	400	MHz
18×18-bit multiply adder-signed full precision	2	490	450	440	390	390	MHz
18×18-bit multiply adder with loopback ⁽⁴⁾	2	390	350	350	310	300	MHz
36-bit shift (32-bit data)	1	490	440	440	380	380	MHz
Double mode	1	480	440	440	380	370	MHz

Notes to Table 1-35:

- (1) Maximum is for fully pipelined block with **Round** and **Saturation** disabled.
- (2) The DSP block implements eight independent 9b'9b multiplies using A, B, C, D for the top DSP half block and E, F, G, H for the bottom DSP half block multipliers.
- (3) The DSP block implements six independent 12b´12b multiplies using A, B, D for the top DSP half block and E, F, H for the bottom DSP half block multipliers.
- (4) Maximum for loopback input registers disabled, Round and Saturation disabled, and pipeline and output registers enabled.

TriMatrix Memory Block Specifications

Table 1–36 lists the Stratix IV TriMatrix memory block specifications.

Table 1–36. TriMatrix Memory Block Performance Specifications for Stratix IV Devices (1) (Part 1 of 2)

Memory		Resou	rces Used			Performance	1		
Memory	Mode	ALUTS	TriMatrix Memory	–1 Industrial and –2 /–2× Commercial/ Industrial Speed Grade	-3 Commercial/ Industrial/ Military Speed Grade	–4 Commercial/ Industrial Speed Grade	-3 Industrial/ Military Speed Grade	-4 Industrial Speed Grade	Unit
	Single port 64×10	0	1	600	500	450	500	450	MHz
MLAB	Simple dual-port 32×20	0	1	600	500	450	500	450	MHz
(3)	Simple dual-port 64×10	0	1	600	500	450	500	450	MHz
	ROM 64×10	0	1	600	500	450	500	450	MHz
	ROM 32×20	0	1	600	500	450	500	450	MHz
	Single-port 256×36	0	1	600	540	475	540	475	MHz
	Simple dual-port 256×36	0	1	550	490	420	490	420	MHz
	Simple dual-port 256×36, with the read-during-write option set to Old Data	0	1	375	340	300	340	300	MHz
M9K	True dual port 512×18	0	1	490	430	370	430	370	MHz
Block (3)	True dual-port 512×18, with the read-during-write option set to Old Data	0	1	375	335	290	335	290	MHz
	ROM 1 Port	0	1	600	540	475	540	475	MHz
	ROM 2 Port	0	1	600	540	475	540	475	MHz
	Min Pulse Width (clock high time)	_	_	750	800	850	800	850	ps
	Min Pulse Width (clock low time)		_	500	625	690	625	690	ps

Table 1–36. TriMatrix Memory Block Performance Specifications for Stratix IV Devices (1) (Part 2 of 2)

		Resou	rces Used			Performance	!		
Memory	Mode	ALUTS	TriMatrix Memory	–1 Industrial and –2 /–2× Commercial/ Industrial Speed Grade	-3 Commercial/ Industrial/ Military Speed Grade	–4 Commercial/ Industrial Speed Grade	-3 Industrial/ Military Speed Grade	-4 Industrial Speed Grade	Unit
	Single-port 4K×36	0	1	475	440	380	400	350	MHz
	Simple dual-port 2K×72	0	1	465	435	385	375	325	MHz
	Simple dual-port 2K×72, with the read-during-write option set to Old Data	0	1	260	240	205	225	200	MHz
M144K	Simple dual-port 2K×64 (with ECC)	0	1	335	300	255	295	250	MHz
Block	True dual-port 4K×36	0	1	400	375	330	350	310	MHz
	True dual-port 4K×36, with the read-during-write option set to Old Data	0	1	245	230	205	225	200	MHz
	ROM 1 Port	0	1	540	500	435	450	420	MHz
	ROM 2 Port	0	1	500	465	400	425	400	MHz
	Min Pulse Width (clock high time)		_	700	755	860	860	950	ps
	Min Pulse Width (clock low time)	_	_	500	625	690	690	690	ps

Notes to Table 1-36:

Configuration and JTAG Specifications

Table 1–37 lists the Stratix IV configuration mode specifications.

Table 1–37. Configuration Mode Specifications for Stratix IV Devices

Programming Mode		Unit		
Programming Mode	Min	Тур	Max	Ullit
Passive serial	_	_	125	MHz
Fast passive parallel (1)	_	_	125	MHz

⁽¹⁾ To achieve the maximum memory block performance, use a memory block clock that comes through global clock routing from an on-chip PLL set to 50% output duty cycle. Use the Quartus II software to report timing for this and other memory block clocking schemes.

⁽²⁾ This is only applicable to the Stratix IV E and GX devices.

⁽³⁾ When you use the error detection CRC feature, there is no degradation in F_{MAX} .

Table 1–37. Configuration Mode Specifications for Stratix IV Devices

Programming Mode		Unit		
Frogramming wode	Min	Тур	Max	Unit
Fast active serial	17	26	40	MHz

Note to Table 1-37:

Table 1–38 lists the JTAG timing parameters and values for Stratix IV devices.

Table 1–38. JTAG Timing Parameters and Values for Stratix IV Devices

Symbol	Description	Min	Max	Unit
t _{JCP}	TCK clock period	30	_	ns
t _{JCH}	TCK clock high time	14	_	ns
t _{JCL}	TCK clock low time	14	_	ns
t _{JPSU (TDI)}	TDI JTAG port setup time	1	_	ns
t _{JPSU (TMS)}	TMS JTAG port setup time	3	_	ns
t _{JPH}	JTAG port hold time	5	_	ns
t _{JPCO}	JTAG port clock to output	_	11 (1)	ns
t _{JPZX}	JTAG port high impedance to valid output	_	14 (1)	ns
t _{JPXZ}	JTAG port valid output to high impedance	_	14 (1)	ns

Note to Table 1-38:

Temperature Sensing Diode Specifications

Table 1–39 lists the specifications for the Stratix IV temperature sensing diode.

Table 1–39. External Temperature Sensing Diode Specifications for Stratix IV Devices

Description	Min	Тур	Max	Unit
I _{bias} , diode source current	8	_	500	μΑ
V _{bias} , voltage across diode	0.3	_	0.9	V
Series resistance	_	_	< 5	Ω
Diode ideality factor	1.026	1.028	1.030	

Table 1–40 lists the specifications for the Stratix IV internal temperature sensing diode.

Table 1–40. Internal Temperature Sensing Diode Specifications for Stratix IV Devices

Temperature Range	Accuracy	Offset Calibrated Option	Sampling Rate	Conversion Time	Resolution	Minimum Resolution with No Missing Codes
–40 to 100 °C	±8 °C	No	Frequency: 500 kHz, 1 MHz	< 100 ms	8 bits	8 bits

⁽¹⁾ This denotes the maximum frequency supported in the FPP configuration scheme. The frequency supported for each device may vary depending on device density. For more information, refer to the Configuration, Design Security, and Remote System Upgrades in Stratix IV Devices chapter.

⁽¹⁾ A 1 ns adder is required for each V_{CCIO} voltage step down from 3.0 V. For example, t_{JPCO} = 12 ns if V_{CCIO} of the TDO I/O bank = 2.5 V, or 13 ns if it equals 1.8 V.

Chip-Wide Reset (Dev_CLRn) Specifications

Table 1–41 lists the specifications for the Stratix IV chip-wide reset (Dev_CLRn). This specifications denote the minimum pulse width of the Dev_CLRn signal required to clear all the device registers.

Table 1-41. Chip-Wide Reset (DEV_CLRn) Specifications

Description	Min	Тур	Max	Unit
Dev_CLRn	500	_	_	μ\$

Periphery Performance

This section describes periphery performance, including high-speed I/O and external memory interface.

I/O performance supports several system interfaces, such as the LVDS high-speed I/O interface, external memory interface, and the PCI/PCI-X bus interface. General-purpose I/O standards such as 3.3-, 2.5-, 1.8-, and 1.5-LVTTL/LVCMOS are capable of typical 167 MHz and 1.2 LVCMOS at 100 MHz interfacing frequency with 10 pF load.

For the Stratix IV GT -1 and -2 speed grade specifications, refer to the $-2/-2\times$ speed grade column. For the Stratix IV GT -3 speed grade specification, refer to the -3 speed grade column, unless otherwise specified.



Actual achievable frequency depends on design- and system-specific factors. You must perform HSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.

High-Speed I/O Specification

Table 1–42 lists the high-speed I/O timing for Stratix IV devices.

Table 1-42. High-Speed I/O Specifications (1), (2) (Part 1 of 3)

Cumbal	Conditions	-2/-2	-2/-2× Speed Grade			-3 Speed Grade			–4 Speed Grade		
Symbol	Conuntions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
f _{HSCLK_in} (input clock frequency) True Differential I/O Standards	Clock boost factor W = 1 to 40	5	_	800 (4)	5	_	717	5	_	717	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards (12)	Clock boost factor W = 1 to 40	5	_	800	5	_	717	5	_	717	MHz
f _{HSCLK_in} (input clock frequency) Single Ended I/O Standards (13)	Clock boost factor W = 1 to 40	5	_	520	5		420	5	_	420	MHz
f _{HSCLK_OUT} (output clock frequency)	_	5	_	800 (9)	5	_	717 (9)	5	_	717 (9)	MHz

Table 1–42. High-Speed I/O Specifications $^{(1),(2)}$ (Part 2 of 3)

		-2/-2	× Spee	d Grade	-3	Speed (Grade	-4	Speed (Grade	
Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Transmitter			•	•	•			•	•		•
T D''(1'-11/0	SERDES factor J = 3 to 10 (10), (11)	(5)	_	1600	(5)	_	1250	(5)	_	1250	Mbps
True Differential I/O Standards - f _{HSDR} (data rate)	SERDES factor J = 2, Uses DDR Registers	(5)	_	(6)	(5)	_	(6)	(5)	_	(6)	Mbps
(autu iuto)	SERDES factor J = 1, Uses an SDR Register	(5)	_	(6)	(5)	_	(6)	(5)	_	(6)	Mbps
Emulated Differential I/O Standards with Three External Output Resistor Networks - f _{HSDR} (data rate) (7)	SERDES factor J = 4 to 10	(5)	_	1250	(5)	_	1152	(5)	_	800	Mbps
Emulated Differential I/O Standards with One External Output Resistor - f _{HSDR} (data rate)	SERDES factor J = 4 to 10	(5)	_	311	(5)	_	200	(5)	_	200	Mbps
t _{x Jitter} - True Differential I/O	Total Jitter for Data Rate, 600 Mbps to 1.6 Gbps	_	_	160	_	_	160	_	_	160	ps
Standards	Total Jitter for Data Rate, < 600 Mbps		_	0.1	_	_	0.1	_	_	0.1	UI
t _{x Jitter} - Emulated Differential I/O	Total Jitter for Data Rate, 600 Mbps to 1.25 Gbps		_	300	_	_	300	_	_	325	ps
Standards with Three External Output Resistor Network	Total Jitter for Data Rate < 600 Mbps	_	_	0.2	_	_	0.2	_	_	0.25	UI
t _{x Jitter} - Emulated Differential I/O Standards with One External Output Resistor Network	_	_	_	0.125	_	_	0.15	_	_	0.15	UI
t _{DUTY}	Tx output clock duty cycle for both True and Emulated Differential I/O Standards	45	50	55	45	50	55	45	50	55	%
	True Differential I/O Standards	_	_	160	<u> </u>	_	200	<u> </u>	_	200	ps
t _{rise &} t _{fall}	Emulated Differential I/O Standards with Three External Output Resistor Networks	_	_	250	_	_	250	_	_	300	ps
	Emulated Differential I/O Standards with One External Output Resistor	ı	_	460	_	_	500	_	_	500	ps

Table 1-42. High-Speed I/O Specifications (1), (2) (Part 3 of 3)

Sumbol	Conditions	-2/-2	× Spee	d Grade	–3 Speed Grade			–4 Speed Grade			Unit
Symbol	Collattions	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	UIIIL
	True Differential I/O Standards	_	_	100	_	_	100	_	_	100	ps
TCCS	Emulated Differential I/o Standards	1	_	250	1	_	250	1	_	250	ps
Receiver											
True Differential I/O Standards - f _{HSDRDPA} (data rate)	SERDES factor J = 3 to 10 (11)	150	_	1600	150	_	1250	150	_	1250	Mbps
	SERDES factor J = 3 to 10	(5)	_	(8)	(5)	_	(8)	(5)	_	(8)	Mbps
f _{HSDR} (data rate)	SERDES factor J = 2, Uses DDR Registers	(5)	_	(6)	(5)	_	(6)	(5)	_	(6)	Mbps
	SERDES factor J = 1, Uses an SDR Register	(5)	_	(6)	(5)	_	(6)	(5)	_	(6)	Mbps
DPA Mode											
DPA run length	_	_	_	10000	_	_	10000	_	_	10000	UI
Soft CDR mode											
Soft-CDR PPM tolerance	_	_	_	300	_	_	300	_	_	300	± PPM
Non DPA Mode											
Sampling Window	_		_	300			300		_	300	ps

Notes to Table 1-42:

- (1) When J = 3 to 10, use the serializer/deserializer (SERDES) block.
- (2) When J = 1 or 2, bypass the SERDES block.
- (3) Clock Boost Factor (W) is the ratio between input data rate to the input clock rate.
- (4) For 820, 530, 360, and 290 density devices, the frequency is 762 MHz.
- (5) The minimum specification depends on the clock source (for example, the PLL and clock pin) and the clock routing resource (global, regional, or local) that you use. The I/O differential buffer and input register do not have a minimum toggle rate.
- (6) The maximum ideal frequency is the SERDES factor (J) x the PLL maximum output frequency (f_{OUT}) provided you can close the design timing and the signal integrity simulation is clean.
- (7) You must calculate the leftover timing margin in the receiver by performing link timing closure analysis. You must consider the board skew margin, transmitter channel-to-channel skew, and receiver sampling margin to determine leftover timing margin.
- (8) You can estimate the achievable maximum data rate for non-DPA mode by performing link timing closure analysis. You must consider the board skew margin, transmitter delay margin, and the receiver sampling margin to determine the maximum data rate supported.
- (9) This is achieved by using the LVDS and DPA clock network.
- (10) If the receiver with DPA enabled and transmitter are using shared PLLs, the minimum data rate is 150 Mbps.
- (11) The f_{MAX} specification is based on the fast clock used for serial data. The interface f_{MAX} also depends on the parallel clock domain, which is design dependent and requires timing analysis.
- (12) This only applies to DPA and soft-CDR modes.
- (13) This only applies to LVDS source synchronous mode.

Table 1–43 lists the DPA lock time specifications for Stratix IV ES devices.

Table 1-43. DPA Lock Time Specifications—Stratix IV ES Devices Only (1), (2), (3)

Standard	Training Pattern	Number of Data Transitions in one repetition of training pattern	Number of repetitions per 256 data transitions	Condition	Maximum
SPI-4	00000000001111111111	2	128	without DPA PLL calibration	256 data transitions
3114	5111		120	with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles (5)
	00001111 2 12		128	without DPA PLL calibration	256 data transitions
Parallel Rapid	00001111	۷	120	with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles (5)
1/0	10010000	4	64	without DPA PLL calibration	256 data transitions
	10010000	4	04	with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles (5)
	10101010		32	without DPA PLL calibration	256 data transitions
Missellansous	10101010	8	32	with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles (5)
Miscellaneous	01010101	8	32	without DPA PLL calibration	256 data transitions
	01010101	0	32	with DPA PLL calibration	3x256 data transitions + 2x96 slow clock cycles (5)

Notes to Table 1-43:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time applies to commercial, industrial, and military speed grades.
- (4) This is the number of repetition for the stated training pattern to achieve 256 data transitions.
- (5) Slow clock = Data rate (Mbps)/Deserialization factor.

Figure 1–4 shows the DPA lock time specifications with DPA PLL calibration enabled.

Figure 1-4. DPA Lock Time Specification with DPA PLL Calibration Enabled




Table 1–44 lists the DPA lock time specifications for Stratix IV GX and GT devices.

Table 1–44. DPA Lock Time Specifications—Stratix IV GX and GT Devices Only (1), (2), (3)

Standard	Training Pattern	Number of Data Transitions in One Repetition of the Training Pattern	Number of Repetitions per 256 Data Transitions	Maximum
SPI-4	00000000001111111111	2	128	640 data transitions
Parallel Rapid	00001111	2	128	640 data transitions
1/0	10010000	4	64	640 data transitions
Miscellaneous	10101010	8	32	640 data transitions
Miscendieous	01010101	8	32	640 data transitions

Notes to Table 1-44:

- (1) The DPA lock time is for one channel.
- (2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
- (3) The DPA lock time stated in the table applies to commercial, industrial, and military speed grades.
- (4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.

Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to or higher than 1.25 Gbps. Table 1–45 lists this information in table form.

Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Equal to or Higher Than 1.25 Gbps





Table 1–45 lists the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate equal to or higher than 1.25 Gbps.

Table 1–45. LVDS Soft-CDR/DPA Sinusoidal Jitter Mask Values for a Data Rate Equal to or Higher than 1.25 Gbps

Jitter Fre	quency (Hz)	Sinusoidal Jitter (UI)
F1	10,000	25.000
F2	17,565	25.000
F3	1,493,000	0.350
F4	50,000,000	0.350

Figure 1–6 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for a data rate less than 1.25 Gbps.

Figure 1-6. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for a Data Rate Less than 1.25 Gbps



When the data rate is equals to 800 Mbps, the LVDS soft-CDR/DPA sinusoidal jitter tolerance allows up to 0.1 UI (125 ps) for jitter frequencies between 479.9 kHz and 20 MHz.

DLL and DQS Logic Block Specifications

Table 1–46 lists the DLL frequency range specifications for Stratix IV devices.

Table 1-46. DLL Frequency Range Specifications for Stratix IV Devices (Part 1 of 2)

Eronuonov	Frequency Range		Hz)	Available Phase Shift DQS Delay Buffer		Number of
Frequency Mode	−2/−2× Speed Grade	-3 Speed Grade	-4 Speed Grade	Available Phase Shift	Mode ⁽¹⁾	Delay Chains
0	90-140	90-130	90-120	22.5°, 45°, 67.5°, 90°	Low	16
1	120-180	120-170	120-160	30°, 60°, 90°, 120°	Low	12
2	150-220	150-210	150-200	36°, 72°, 108°, 144°	Low	10
3	180-280	180-260	180-240	45°, 90°,135°, 180°	Low	8

Table 1–46. DLL Frequency Range Specifications for Stratix IV Devices (Part 2 of
--

Eronuonov	Frequ	uency Range (M	Hz)	Available Dhase Shift DQS Delay Buffer		Number of
Frequency Mode	-2/-2× Speed Grade	-3 Speed Grade	-4 Speed Grade	Available Phase Shift	Mode (1)	Delay Chains
4	240-350	240-320	240-290	30°, 60°, 90°, 120°	High	12
5	290-430	290-380	290-360	36°, 72°, 108°, 144°	High	10
6	360-540	360-450	360-450	45°, 90°, 135°, 180°	High	8
7	470-700	470-630	470-590	60°, 120°, 180°, 240°	High	6

Note to Table 1-46:

(1) Low indicates a 6-bit DQS delay setting; high indicates a 5-bit DQS delay setting.

Table 1–47 lists the DQS phase offset delay per stage for Stratix IV devices.

Table 1-47. DQS Phase Offset Delay Per Setting for Stratix IV Devices (1), (2), (3)

Speed Grade	Min	Max	Unit
-2/-2×	7	13	ps
-3	7	15	ps
-4	7	16	ps

Notes to Table 1-47:

- (1) The valid settings for phase offset are -64 to +63 for frequency modes 0 to 3 and -32 to +31 for frequency modes 4 to 6
- (2) The typical value equals the average of the minimum and maximum values.
- (3) The delay settings are linear, with a cumulative delay variation of 40 ps for all speed grades. For example, when using a -2 speed grade and applying a 10 phase offset settings to a 90° phase shift at 400 MHz, the expected average cumulative delay is [625 ps + (10 × 10.5 ps) ± 20 ps] = 730 ps ± 20 ps.

Table 1–48 lists the DQS phase shift error for Stratix IV devices.

Table 1–48. DQS Phase Shift Error Specification for DLL-Delayed Clock (t_{DQS_PSERR}) for Stratix IV Devices $^{(1)}$

Number of DQS Delay Buffer	-2/-2X Speed Grade	-3 Speed Grade	–4 Speed Grade	Unit
1	26	28	30	ps
2	52	56	60	ps
3	78	84	90	ps
4	104	112	120	ps

Note to Table 1-48:

(1) This error specification is the absolute maximum and minimum error. For example, skew on three DQS delay buffers in a -2/-2x speed grade is ± 78 ps or ± 39 ps.

Table 1–49 lists the memory output clock jitter specifications for Stratix IV devices.

Table 1-49. Memory Output Clock Jitter Specification for Stratix IV Devices (1), (2), (3), (4)

Parameter	Parameter Clock Network	Symbol		-2X Grade		3 Grade	Speed	-	Unit
	NELWUIK		Min	Max	Min	Max	Min	Max	
Clock period jitter	Regional	t _{JIT(per)}	-50	50	-55	55	-55	55	ps
Cycle-to-cycle period jitter	Regional	t _{JIT(cc)}	-100	100	-110	110	-110	110	ps
Duty cycle jitter	Regional	t _{JIT(duty)}	-50	50	-82.5	82.5	-82.5	82.5	ps
Clock period jitter	Global	t _{JIT(per)}	-75	75	-82.5	82.5	-82.5	82.5	ps
Cycle-to-cycle period jitter	Global	t _{JIT(cc)}	-150	150	-165	165	-165	165	ps
Duty cycle jitter	Global	t _{JIT(duty)}	-75	75	-90	90	-90	90	ps

Notes to Table 1-49:

- (1) The memory output clock jitter measurements are for 200 consecutive clock cycles, as specified in the JEDEC DDR2/DDR3 SDRAM standard.
- (2) The clock jitter specification applies to memory output clock pins generated using differential signal-splitter and DDIO circuits clocked by a PLL output routed on a regional or global clock network as specified. Altera recommends using regional clock networks whenever possible.
- (3) The memory output clock jitter stated in Table 1–49 is applicable when an input jitter of 30 ps is applied.
- (4) The clock jitter specification is characterized with 70% utilization, 266 MHz core clock frequency, and 12.5% design toggle rate. If your design exceeds any of these conditions, the jitter specification of the design may not meet the above specification.

OCT Calibration Block Specifications

Table 1–50 lists the OCT calibration block specifications for Stratix IV devices.


Table 1–50. OCT Calibration Block Specifications for Stratix IV Devices

Symbol	Description	Min	Тур	Max	Unit
OCTUSRCLK	Clock required by OCT calibration blocks	_	_	20	MHz
T _{OCTCAL}	Number of OCTUSRCLK clock cycles required for OCT $R_{\mbox{\scriptsize S}}/R_{\mbox{\scriptsize T}}$ calibration		1000	_	Cycles
T _{OCTSHIFT}	Number of OCTUSRCLK clock cycles required for OCT code to shift out		28	_	Cycles
T _{RS_RT}	Time required between the $\tt dyn_term_ctrl$ and oe signal transitions in a bidirectional I/O buffer to dynamically switch between OCT R_S and R_T	_	2.5		ns

Figure 1–7 shows the timing diagram for the oe and dyn_term_ctrl signals.

Tristate T_X R_X

Figure 1-7. Timing Diagram for the oe and dyn_term_ctrl Signals



Duty Cycle Distortion (DCD) Specifications

Table 1–51 lists the worst-case DCD for Stratix IV devices.

Table 1-51. Worst-Case DCD on Stratix IV I/O Pins (1)

Symbol	-2/-2× Speed Grade		−3 Speed Grade		-4 Speed Grade		Unit	
	Min	Max	Min	Max	Min	Max		
Output Duty Cycle	45	55	45	55	45	55	%	

Note to Table 1-51:

(1) The listed specification is only applicable to the output buffer across different I/O standards.

I/O Timing

Altera offers two ways to determine I/O timing—the Excel-based I/O Timing and the Quartus II Timing Analyzer.

Excel-based I/O Timing provides pin timing performance for each device density and speed grade. The data is typically used prior to designing the FPGA to get an estimate of the timing budget as part of the link timing analysis. The Quartus II Timing Analyzer provides a more accurate and precise I/O timing data based on the specifics of the design after you complete place-and-route.



The Excel-based I/O Timing spreadsheet is downloadable from the Literature: Stratix IV Devices webpage.

Programmable IOE Delay

Table 1–52 lists the Stratix IV IOE programmable delay settings.

Table 1–52. IOE Programmable Delay for Stratix IV Devices

Dovometer	Aveilable	Min Offeet	Fast Model		Slow Model					
Parameter (1)	Available Settings	Min Offset	Industrial/ Military	Commercial (3)	C2 (3)	C3	C4	13/M3	14	Unit
D1	16	0	0.462	0.505	0.732	0.795	0.857	0.801	0.864	ns
D2	8	0	0.234	0.232	0.337	0.372	0.407	0.371	0.405	ns
D3	8	0	1.700	1.769	2.695	2.927	3.157	2.948	3.178	ns
D4	16	0	0.508	0.554	0.813	0.882	0.952	0.889	0.959	ns
D5	16	0	0.472	0.500	0.747	0.799	0.875	0.817	0.882	ns
D6	7	0	0.186	0.195	0.294	0.319	0.345	0.321	0.347	ns

Notes to Table 1-52:

- (1) You can set this value in the Quartus II software by selecting D1, D2, D3, D4, D5, and D6 in the Assignment Name column.
- (2) Minimum offset does not include the intrinsic delay.
- (3) For the EP4SGX530 device density, the IOE programmable delays have an additional 5% maximum offset.

Programmable Output Buffer Delay

Table 1–53 lists the delay chain settings that control the rising and falling edge delays of the output buffer. The default delay is 0 ps.

Table 1–53. Programmable Output Buffer Delay (1)

Symbol	Parameter	Typical	Unit
		0 (default)	ps
D	Rising and/or falling edge	50	ps
DOUTBUF	delay	100 ps	ps
		150	ps

Note to Table 1-53:

(1) You can set the programmable output buffer delay in the Quartus II software by setting the Output Buffer Delay Control assignment to either positive, negative, or both edges, with the specific values stated here (in ps) for the Output Buffer Delay assignment.

Glossary

Table 1–54 lists the glossary for this chapter.

Table 1-54. Glossary Table (Part 1 of 4)

Letter	Subject	Definitions				
A, B, C	_	_				
D	Differential I/O Standards	Receiver Input Waveforms Single-Ended Waveform Positive Channel (p) = V _{IH} Negative Channel (n) = V _{IL} Ground Differential Waveform Transmitter Output Waveforms Single-Ended Waveform Positive Channel (p) = V _{OH} Negative Channel (p) = V _{OH}				
E		V_{OD} $p-n=0$ V				
С	f _{HSCLK}	Left/right PLL input clock frequency.				
F	f _{HSDR}	High-speed I/O block: Maximum/minimum LVDS data transfer rate (f _{HSDR} = 1/TUI), non-DPA.				
	f _{HSDRDPA}	High-speed I/O block: Maximum/minimum LVDS data transfer rate (f _{HSDRDPA} = 1/TUI), DPA.				
G, H, I	_	_				

Table 1-54. Glossary Table (Part 2 of 4)

Letter	Subject	Definitions
Letter J	JTAG Timing Specifications	High-speed I/O block: Deserialization factor (width of parallel data bus). JTAG Timing Specifications: TMS TDI TCK TCK TCK TOTO TCK TOTO TCK TOTO TOTO
K, L, M, N, O	_	TDO t _{JPZZ} t _{JPCO} t t _{JPXZ}
Р	PLL Specifications	Diagram of PLL Specifications (1) CLKOUT Pins four_EXT Core Clock Reconfigurable in User Mode External Feedback Note: (1) Core Clock can only be fed by dedicated clock input pins or PLL outputs.
Q	_	_
R	R_{L}	Receiver differential input discrete resistor (external to Stratix IV device).

Table 1-54. Glossary Table (Part 3 of 4)

Letter	Subject	Definitions
	SW (sampling window)	Timing Diagram—the period of time during which the data must be valid in order to capture it correctly. The setup and hold times determine the ideal strobe position within the sampling window, as shown: Bit Time 0.5 x TCCS RSKM Sampling Window (SW) RSKM 0.5 x TCCS
S	Single-ended voltage referenced I/O standard	The JEDEC standard for SSTI and HSTL I/O defines both the AC and DC input signal values. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input has crossed the AC value, the receiver changes to the new logic state. The new logic state is then maintained as long as the input stays beyond the AC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing, as shown: Single-Ended Voltage Referenced I/O Standard VCCEIO VIHOCO VILOCO VILO
	t _C	High-speed receiver/transmitter input and output clock period.
	TCCS (channel- to-channel-skew)	The timing difference between the fastest and slowest output edges, including $t_{\rm CO}$ variation and clock skew, across channels driven by the same PLL. The clock is included in the TCCS measurement (refer to the <i>Timing Diagram</i> figure under SW in this table).
		High-speed I/O block: Duty cycle on high-speed transmitter output clock.
т	t _{DUTY}	Timing Unit Interval (TUI) The timing budget allowed for skew, propagation delays, and data sampling window. (TUI = $1/(\text{Receiver Input Clock Frequency Multiplication Factor}) = t_c/w)$
	t _{FALL}	Signal high-to-low transition time (80-20%)
	t _{INCCJ}	Cycle-to-cycle jitter tolerance on the PLL clock input
	t _{OUTPJ_IO}	Period jitter on the general purpose I/O driven by a PLL
	t _{OUTPJ_DC}	Period jitter on the dedicated clock output driven by a PLL
	t _{RISE}	Signal low-to-high transition time (20-80%)
U	_	_

Table 1-54. Glossary Table (Part 4 of 4)

Letter	Subject	Definitions
	V _{CM(DC)}	DC Common mode input voltage.
	V _{ICM}	Input Common mode voltage—The common mode of the differential signal at the receiver.
	V _{ID}	Input differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the receiver.
	V _{DIF(AC)}	AC differential input voltage—Minimum AC input differential voltage required for switching.
	V _{DIF(DC)}	DC differential input voltage— Minimum DC input differential voltage required for switching.
	V _{IH}	Voltage input high—The minimum positive voltage applied to the input which is accepted by the device as a logic high.
	V _{IH(AC)}	High-level AC input voltage
	V _{IH(DC)}	High-level DC input voltage
V	V _{IL}	Voltage input low—The maximum positive voltage applied to the input which is accepted by the device as a logic low.
	V _{IL(AC)}	Low-level AC input voltage
	V _{IL(DC)}	Low-level DC input voltage
	V _{OCM}	Output Common mode voltage—The common mode of the differential signal at the transmitter.
	V _{OD}	Output differential voltage swing—The difference in voltage between the positive and complementary conductors of a differential transmission at the transmitter.
	V _{SWING}	Differential input voltage
	V _X	Input differential cross point voltage
	V _{OX}	Output differential cross point voltage
W	W	High-speed I/O block: Clock Boost Factor
X, Y, Z	_	_

Document Revision History

Table 1–55 lists the revision history for this chapter.

Table 1-55. Document Revision History (Part 1 of 3)

Date	Version	Changes
September 2014	5.9	Removed the Remote Update only in fast AS mode programming mode from the "Configuration Mode Specifications for Stratix IV Devices" table.
March 2014	5.8	■ Added note to Table 1–49.
Maich 2014	3.0	■ Updated D6 row in Table 1–52.
January 2014	5.7	■ Updated Table 1–42.
December 2013	5.6	■ Updated Table 1–23 and Table 1–24.
November 2013	5.5	■ Updated Table 1–23 and Table 1–24.
November 2013	5.4	■ Updated Table 1–42, Table 1–23, and Table 1–24.
		■ Added Table 1–5 and Table 1–40.
July 2012	5.3	■ Updated Table 1–15, Table 1–22, Table 1–23, Table 1–30, Table 1–33, Table 1–35, Table 1–36, Table 1–39, Table 1–42 and Table 1–51.
		Removed "Schmitt Trigger Input" section.

Table 1-55. Document Revision History (Part 2 of 3)

Date	Version	Changes			
Danambar 0044		■ Added Figure 1–7.			
December 2011	5.2	■ Updated Table 1–22 and Table 1–41.			
		Added military speed grade information.			
		■ Updated Table 1–1 and Table 1–30.			
June 2011	5.1	■ Updated (Note 3) in Table 1–42 and (Note 3) in Table 1–43.			
		Added military speed grade to Table 1–5, Table 1–10, Table 1–11, Table 1–23, Table 1–30, Table 1–36, and Table 1–51.			
April 2011	5.0	■ Updated Table 1–1, Table 1–5, Table 1–6, Table 1–13, Table 1–16, Table 1–23, and Table 1–24.			
March 2011	4.9	■ Updated Table 1–24.			
March 2011	4.8	Removed (Note 17) in Table 1-24.			
February 2011	4.7	Added (Note 17) to Table 1–24.			
		■ Updated Table 1–1, Table 1–5, Table 1–23, Table 1–24, Table 1–30, Table 1–31, Table 1–32, Table 1–34, Table 1–37, Table 1–41, and Table 1–51.			
February 2011	4.6	Updated the "Recommended Operating Conditions" section.			
		Added the "Schmitt Trigger Input" section.September			
		Minor text edits.			
	4.5	■ Updated Table 1–29.			
November 2010		Updated chapter title.			
		Minor text edits.			
September 2010	4.4	Applied new template.			
Ochtember 2010	7.7	■ Updated Table 1–1 and Table 1–5.			
		■ Updated Table 1–7, Table 1–22, Table 1–23, Table 1–33, Table 1–35, Table 1–36, and Table 1–40.			
July 2010	4.3	■ Added Table 1–39.			
		Changed "PCI Express" to "PCIe" throughout.			
		Minor text edits			
		■ Updated Table 1–22, Table 1–23, Table 1–30, Table 1–46, and Table 1–49.			
March 2010	4.2	■ Added Table 1–31.			
		Minor text edits.			
		■ Updated Table 1–11, Table 1–22, Table 1–23, Table 1–24, Table 1–25, Table 1–26, Table 1–27, Table 1–29, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–39, Table 1–40, Table 1–43, Table 1–46, and Table 1–49.			
February 2010	4.1	Added Stratix IV GT speed grade note to Table 1–32, Table 1–35, Table 1–39, Table 1–43, Table 1–44, Table 1–45, and Table 1–46.			
		■ Added Table 1–28 and Table 1–30.			
		Minor text edits.			

Table 1–55. Document Revision History (Part 3 of 3)

Date	Version	Changes
		■ Added Table 1–9, Table 1–15, Table 1–38, and Table 1–39.
		■ Added Figure 1–5 and Figure 1–6.
		Added the "Transceiver Datapath PCS Latency" section.
		Updated the "Electrical Characteristics", "Operating Conditions", and "I/O Timing" sections.
November 2009	4.0	■ All tables updated except Table 1–16, Table 1–24, Table 1–25, Table 1–26, Table 1–27, Table 1–33, Table 1–34, and Table 1–45.
		■ Updated Figure 1–2 and Figure 1–3.
		■ Updated Equation 1–1.
		■ Deleted Table 1-28, Table 1-29, Table 1-30, Table 1-42, Table 1-43, and Table 1-44.
		■ Minor text edits.
		Added "Preliminary Specifications" to the footer of each page.
June 2009	3.1	■ Updated Table 1–1, Table 1–2, Table 1–7, Table 1–10, Table 1–11, Table 1–12, Table 1–21, Table 1–22, Table 1–23, Table 1–25, Table 1–37, Table 1–38, Table 1–39, Table 1–40, and Table 1–44.
		■ Minor text edits.
		■ Replaced Table 1–31 and Table 1–37.
		■ Updated Table 1–1, Table 1–2, Table 1–5, Table 1–19, Table 1–41, Table 1–44, Table 1–45, Table 1–49, and Table 1–51.
March 2009	3.0	■ Added Table 1–21, Table 1–46, and Table 1–47
		■ Added Figure 1–3.
		■ Removed "Timing Model", "Preliminary and Final Timing", "I/O Timing Measurement Methodology", "I/O Default Capacitive Loading", and "Referenced Documents" sections.
December 2008	2.1	Minor changes.
		Minor text edits.
November 2008	2.0	■ Updated Table 1–19, Table 1–32, Table 1–34 - Table 1–39.
		Minor text edits.
		■ Updated Table 1–1, Table 1–2, Table 1–4, Table 1–5, and Table 1–26.
August 2008	1.1	Removed figures from "Transceiver Performance Specifications" on page 1–10 that are repeated in the glossary.
		■ Minor text edits and an additional note to Table 1–26.
May 2008	1.0	Initial release.



2. Addendum to the Stratix IV Device Handbook

SIV54002-1.5

This chapter describes changes to the published version of the *Stratix IV Device Handbook*. All changes from Revision 1.4 of this chapter are now incorporated in the main handbook chapters or in *AN 612: Decision Feedback Equalization in Stratix IV Devices*.

Adaptive Equalization (AEQ)

This AEQ information is now located in the *Dynamic Reconfiguration in Stratix IV Devices* chapter.

Decision Feedback Equalization (DFE)

For more information about the DFE feature, refer to AN 612: Decision Feedback Equalization in Stratix IV Devices.

Power-On Reset Circuitry

The Power-On Reset Circuitry information is now located in the *Hot Socketing and Power-On Reset in Stratix IV Devices* chapter.

Power-On Reset Specifications

The Power-On Reset Specification information is now located in the *Hot Socketing and Power-On Reset in Stratix IV Devices* chapter.

© 2012 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Document Revision History

Table 2–1 lists the revision history for this chapter.

Table 2–1. Document Revision History

Date	Version	Changes
		Removed the "Decision Feedback Equalization (DFE)" section now that AN 612: Decision Feedback Equalization in Stratix IV Devices is published.
February 2011	1.5	Moved the "Adaptive Equalization (AEQ)" sections to the Dynamic Reconfiguration in Stratix IV Devices chapter.
-		■ Moved the "Power-On Reset Circuitry" and "Power-On Reset Specifications" sections to the Hot Socketing and Power-On Reset in Stratix IV Devices chapter.
		■ Minor text edits.
September 2010	1.4	Added corrections for the Adaptive Equalization (AEQ) section of the Stratix IV Dynamic Reconfiguration chapter.
		Added new information for the Decision Feedback Equalization (DFE) feature.
April 2010	1.3	Added corrections for the "Power-On Reset Circuitry" and "Power-On Reset Specifications" sections to of the Hot Socketing and Power-On Reset in Stratix IV Devices chapter.
		Moved the "Power-On Reset Circuitry", "Power-On Reset Specifications", "Correct Power-Up Sequence for Production Devices", and "Correct Power-Up Sequence for Production Devices" sections to the Hot Socketing and Power-On Reset in Stratix IV Devices chapter.
March 2010	1.2	Moved the "Power-On Reset Circuit" and "JTAG TMS and TDI Pin Pull-Up Resistor Value Specification" sections to the Configuration, Design Security, Remote System Upgrades with Stratix IV Devices chapter.
		Moved the "Summary of OCT Assignments" section to the I/O Features in Stratix IV Devices chapter.
February 2010	1.1	Added the "Power-On Reset Circuitry", "Power-On Reset Specifications", "Correction to POR Signal Pulse Width Delay Times", "Correct Power-Up Sequence for Production Devices", "Power-On Reset Circuit", "Summary of OCT Assignments", and "JTAG TMS and TDI Pin Pull-Up Resistor Value Specification" sections.
		■ Minor text edits.
November 2009	1.0	 Stratix IV GX enhanced transceiver data rate specifications in –4 commercial speed grade. Initial release.

Additional Information



This chapter provides additional information about the document and Altera.

About this Handbook

This handbook provides comprehensive information about the Altera[®] Stratix[®] IV family of devices.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
recinical training	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Nontechnical support (general)	Email	nacomp@altera.com
(software licensing)	Email	authorization@altera.com

Note to Table:

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, qdesigns directory, \textbf{D}: drive, and \textbf{chiptrip.gdf} file.
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.
italic type	Indicates variables. For example, $n + 1$.
	Variable names are enclosed in angle brackets (< >). For example, <file name=""> and <project name="">.pof file.</project></file>
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.
"Subheading Title"	Quotation marks indicate references to sections in a document and titles of Quartus II Help topics. For example, "Typographic Conventions."

⁽¹⁾ You can also contact your local Altera sales office or sales representative.

Visual Cue	Meaning
Courier type	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.
	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).
4	An angled arrow instructs you to press the Enter key.
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.
	Bullets indicate a list of items when the sequence of the items is not important.
	The hand points to information that requires special attention.
?	The question mark directs you to a software help system with related information.
10	The feet direct you to another document or website with related information.
	The multimedia icon directs you to a related multimedia presentation.
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.