

# Artix-7 FPGAs Data Sheet: DC and Switching Characteristics

DS181 (v1.6) April 17, 2013

**Product Specification** 

### Introduction

Artix<sup>TM</sup>-7 FPGAs are available in -3, -2, -1, and -2L speed grades, with -3 having the highest performance. The -2L devices can operate at either of two  $V_{CCINT}$  voltages, 0.9V and 1.0V and are screened for lower maximum static power. When operated at  $V_{CCINT} = 1.0V$ , the speed specification of a -2L device is the same as the -2 speed grade. When operated at  $V_{CCINT} = 0.9V$ , the -2L static and dynamic power is reduced.

Artix-7 FPGA DC and AC characteristics are specified in commercial, extended, and industrial temperature ranges. Except the operating temperature range or unless otherwise noted, all the DC and AC electrical parameters are the same for a particular speed grade (that is, the timing

characteristics of a -1 speed grade industrial device are the same as for a -1 speed grade commercial device). However, only selected speed grades and/or devices are available in each temperature range.

All supply voltage and junction temperature specifications are representative of worst-case conditions. The parameters included are common to popular designs and typical applications.

This Artix-7 FPGA data sheet, part of an overall set of documentation on the 7 series FPGAs, is available on the Xilinx website at www.xilinx.com/7.

All specifications are subject to change without notice.

### **DC Characteristics**

Table 1: Absolute Maximum Ratings(1)

Symbol	Description	Min	Max	Units
FPGA Logic				
V <sub>CCINT</sub>	Internal supply voltage	-0.5	1.1	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	-0.5	2.0	V
V <sub>CCBRAM</sub>	Supply voltage for the block RAM memories	-0.5	1.1	V
V <sub>CCO</sub>	Output drivers supply voltage for 3.3V HR I/O banks	-0.5	3.6	V
V <sub>REF</sub>	Input reference voltage	-0.5	2.0	V
	I/O input voltage	-0.4	V <sub>CCO</sub> + 0.55	V
V <sub>IN</sub> <sup>(2)(3)(4)</sup>	I/O input voltage (when $V_{CCO}$ = 3.3V) for $V_{REF}$ and differential I/O standards except TMDS_33 <sup>(5)</sup>	-0.4	2.625	V
V <sub>CCBATT</sub>	Key memory battery backup supply	-0.5	2.0	V
GTP Transceive	er			
V <sub>MGTAVCC</sub>	Analog supply voltage for the GTP transmitter and receiver circuits	-0.5	1.1	V
V <sub>MGTAVTT</sub>	Analog supply voltage for the GTP transmitter and receiver termination circuits	-0.5	1.32	V
V <sub>MGTREFCLK</sub>	Reference clock absolute input voltage	-0.5	1.32	V
V <sub>IN</sub>	Receiver (RXP/RXN) and Transmitter (TXP/TXN) absolute input voltage	-0.5	1.26	V
I <sub>DCIN</sub>	DC input current for receiver input pins DC coupled V <sub>MGTAVTT</sub> = 1.2V	_	10	mA
I <sub>DCOUT</sub>	DC output current for transmitter pins DC coupled V <sub>MGTAVTT</sub> = 1.2V	_	10	mA
XADC				
V <sub>CCADC</sub>	XADC supply relative to GNDADC	-0.5	2.0	V
V <sub>REFP</sub>	XADC reference input relative to GNDADC	-0.5	2.0	V

© 2011– 2013 Xilinx, Inc. XILINX, the Xilinx logo, Artix, Virtex, Kintex, Zynq, Spartan, ISE, Vivado and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.



### Table 1: Absolute Maximum Ratings(1) (Cont'd)

Symbol	Description	Min	Max	Units
Temperature				
T <sub>STG</sub>	Storage temperature (ambient)	-65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>	_	+220	°C
	Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>	_	+260	°C
Tj	Maximum junction temperature <sup>(6)</sup>	_	+125	°C

#### Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- 2. The lower absolute voltage specification always applies.
- 3. For I/O operation, refer to UG471: 7 Series FPGAs SelectIO Resources User Guide.
- 4. The maximum limit applies to DC signals. For maximum undershoot and overshoot AC specifications, see Table 4.
- 5. See Table 9 for TMDS\_33 specifications.
- 6. For soldering guidelines and thermal considerations, see UG475: 7 Series FPGA Packaging and Pinout Specification.

### Table 2: Recommended Operating Conditions(1)(2)

Symbol	Description	Min	Тур	Max	Units
FPGA Logic					
V	Internal supply voltage	0.95	1.00	1.05	V
V <sub>CCINT</sub>	For -2L (0.9V) devices: internal supply voltage	0.87	0.90	0.93	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	1.71	1.80	1.89	V
V <sub>CCBRAM</sub>	Block RAM supply voltage	0.95	1.00	1.05	V
V <sub>CCO</sub> (3)(4)	Supply voltage for 3.3V HR I/O banks	1.14	_	3.465	V
V <sub>IN</sub> (5)	I/O input voltage	-0.20	_	V <sub>CCO</sub> + 0.20	V
	I/O input voltage (when $V_{CCO}$ = 3.3V) for $V_{REF}$ and differential I/O standards except TMDS_33 <sup>(6)</sup>	-0.20	_	2.625	V
I <sub>IN</sub> <sup>(7)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	_	-	10	mA
V <sub>CCBATT</sub> <sup>(8)</sup>	Battery voltage	1.0	-	1.89	V
GTP Transceiv	ver			1	
V <sub>MGTAVCC</sub> <sup>(9)</sup>	Analog supply voltage for the GTP transmitter and receiver circuits	0.97	1.0	1.03	V
V <sub>MGTAVTT</sub> <sup>(9)</sup>	Analog supply voltage for the GTP transmitter and receiver termination circuits	1.17	1.2	1.23	V
XADC			1		
V <sub>CCADC</sub>	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V



### Table 2: Recommended Operating Conditions(1)(2) (Cont'd)

Symbol	Description	Min	Тур	Max	Units
Temperature					
	Junction temperature operating range for commercial (C) temperature devices	0	_	85	°C
T <sub>j</sub>	Junction temperature operating range for extended (E) temperature devices	0	_	100	°C
,	Junction temperature operating range for industrial (I) temperature devices	-40	_	100	°C

#### Notes:

- 1. All voltages are relative to ground.
- 2. For the design of the power distribution system consult <u>UG483</u>, 7 Series FPGAs PCB Design and Pin Planning Guide.
- Configuration data is retained even if V<sub>CCO</sub> drops to 0V.
- 4. Includes V<sub>CCO</sub> of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- 5. The lower absolute voltage specification always applies.
- 6. See Table 9 for TMDS\_33 specifications.
- 7. A total of 200 mA per bank should not be exceeded.
- 8. V<sub>CCBATT</sub> is required only when using bitstream encryption. If battery is not used, connect V<sub>CCBATT</sub> to either ground or V<sub>CCAUX</sub>.
- 9. Each voltage listed requires the filter circuit described in UG482: 7 Series FPGAs GTP Transceiver User Guide.

### Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
V <sub>DRINT</sub>	Data retention V <sub>CCINT</sub> voltage (below which configuration data might be lost)	0.75	-	_	V
V <sub>DRI</sub>	Data retention V <sub>CCAUX</sub> voltage (below which configuration data might be lost)	1.5	-	_	V
I <sub>REF</sub>	V <sub>REF</sub> leakage current per pin	_	_	15	μΑ
IL	Input or output leakage current per pin (sample-tested)	_	_	15	μA
C <sub>IN</sub> <sup>(2)</sup>	Die input capacitance at the pad	_	_	8	pF
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 3.3V	90	_	330	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 2.5V	68	_	250	μA
I <sub>RPU</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.8V	34	_	220	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.5V	23	_	150	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.2V	12	_	120	μA
	Pad pull-down (when selected) @ V <sub>IN</sub> = 3.3V	68	_	330	μA
I <sub>RPD</sub>	Pad pull-down (when selected) @ V <sub>IN</sub> = 1.8V	45	_	180	μA
I <sub>CCADC</sub>	Analog supply current, analog circuits in powered up state	_	_	25	mA
I <sub>BATT</sub> (3)	Battery supply current	_	_	150	nA
	Thevenin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices	28	40	55	Ω
R <sub>IN_TERM</sub> <sup>(4)</sup>	Thevenin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices	35	50	65	Ω
	Thevenin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices	44	60	83	Ω



Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
n	Temperature diode ideality factor	_	1.010	_	_
r	Temperature diode series resistance	_	2	_	Ω

- 1. Typical values are specified at nominal voltage, 25°C.
- 2. This measurement represents the die capacitance at the pad, not including the package.
- Maximum value specified for worst case process at 25°C.
- 4. Termination resistance to a V<sub>CCO</sub>/2 level.

Table 4: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
		-0.40	100
V . 0.55	100	-0.45	61.7
V <sub>CCO</sub> + 0.55	100	-0.50	25.8
		-0.55	11.0
V <sub>CCO</sub> + 0.60	46.6	-0.60	4.77
V <sub>CCO</sub> + 0.65	21.2	-0.65	2.10
V <sub>CCO</sub> + 0.70	9.75	-0.70	0.94
V <sub>CCO</sub> + 0.75	4.55	-0.75	0.43
V <sub>CCO</sub> + 0.80	2.15	-0.80	0.20
V <sub>CCO</sub> + 0.85	1.02	-0.85	0.09
V <sub>CCO</sub> + 0.90	0.49	-0.90	0.04
V <sub>CCO</sub> + 0.95	0.24	-0.95	0.02

### Notes:

1. A total of 200 mA per bank should not be exceeded.

Table 5: Typical Quiescent Supply Current

		Speed Grade					
Symbol	Description	Device	e 1.0V			0.9V	Units
			-3	-2/-2L	-1	-2L	
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current	XC7A100T	155	155	155	108	mA
		XC7A200T	328	328	328	232	mA
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current	XC7A100T	4	4	4	4	mA
		XC7A200T	5	5	5	5	mA
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC7A100T	36	36	36	36	mA
		XC7A200T	73	73	73	73	mA
I <sub>CCBRAMQ</sub>	Quiescent V <sub>CCBRAM</sub> supply current	XC7A100T	4	4	4	4	mA
		XC7A200T	11	11	11	11	mA

- 1. Typical values are specified at nominal voltage, 85°C junction temperature (T<sub>i</sub>) with single-ended SelectIO resources.
- 2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating
- 3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <a href="http://www.xilinx.com/power">http://www.xilinx.com/power</a>) to calculate static power consumption for conditions other than those specified.



### Power-On/Off Power Supply Sequencing

The recommended power-on sequence is  $V_{CCINT}$ ,  $V_{CCBRAM}$ ,  $V_{CCAUX}$ , and  $V_{CCO}$  to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If  $V_{CCINT}$  and  $V_{CCBRAM}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If  $V_{CCAUX}$  and  $V_{CCO}$  have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For V<sub>CCO</sub> voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V<sub>CCO</sub> and V<sub>CCAUX</sub> must not exceed 2.625V for longer than T<sub>VCCO2VCCAUX</sub> for each power-on/off cycle to maintain device reliability levels.
- The T<sub>VCCO2VCCAUX</sub> time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is  $V_{CCINT}$ ,  $V_{MGTAVCC}$ , and  $V_{MGTAVCC}$  and  $V_{MGTAVCC}$  and  $V_{MGTAVCC}$  and  $V_{MGTAVCC}$  and  $V_{MGTAVCC}$ . The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from V<sub>MGTAVTT</sub> can be higher than specifications during power-up and power-down.

- When V<sub>MGTAVTT</sub> is powered before V<sub>MGTAVCC</sub> and V<sub>MGTAVCC</sub> > 150 mV and V<sub>MGTAVCC</sub> < 0.7V, the V<sub>MGTAVTT</sub> current draw can increase by 460 mA per transceiver during V<sub>MGTAVCC</sub> ramp up. The duration of the current draw can be up to 0.3 x T<sub>MGTAVCC</sub> (ramp time from GND to 90% of V<sub>MGTAVCC</sub>). The reverse is true for power-down.
- When V<sub>MGTAVTT</sub> is powered before V<sub>CCINT</sub> and V<sub>MGTAVTT</sub> V<sub>CCINT</sub> > 150 mV and V<sub>CCINT</sub> < 0.7V, the V<sub>MGTAVTT</sub> current draw can increase by 50 mA per transceiver during V<sub>CCINT</sub> ramp up. The duration of the current draw can be up to 0.3 x T<sub>VCCINT</sub> (ramp time from GND to 90% of V<sub>CCINT</sub>). The reverse is true for power-down.



Table 6 shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in Table 5 and Table 6 are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-On Current for Artix-7 Devices(1)

Device	I <sub>CCINTMIN</sub> Typ <sup>(2)</sup>	I <sub>CCAUXMIN</sub> Typ <sup>(2)</sup>	I <sub>CCOMIN</sub> Typ <sup>(2)</sup>	I <sub>CCBRAMMIN</sub> Typ <sup>(2)</sup>	Units
XC7A100T	I <sub>CCINTQ</sub> + 170	I <sub>CCAUXQ</sub> + 40	I <sub>CCOQ</sub> + 40 mA per bank	I <sub>CCBRAMQ</sub> + 60	mA
XC7A200T	I <sub>CCINTQ</sub> + 340	I <sub>CCAUXQ</sub> + 50	I <sub>CCOQ</sub> + 40 mA per bank	I <sub>CCBRAMQ</sub> + 80	mA

#### Notes:

- 1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate maximum power-on currents.
- 2. Typical values are specified at nominal voltage, 25°C.

Table 7: Power Supply Ramp Time

Symbol	Description	Conditions	Min	Max	Units	
T <sub>VCCINT</sub>	Ramp time from GND to 90% of V <sub>CCINT</sub>		0.2	50	ms	
T <sub>VCCO</sub>	Ramp time from GND to 90% of V <sub>CCO</sub>		0.2	50	ms	
T <sub>VCCAUX</sub>	Ramp time from GND to 90% of V <sub>CCAUX</sub>	0.2	50	ms		
T <sub>VCCBRAM</sub>	Ramp time from GND to 90% of V <sub>CCBRAM</sub>	0.2	50	ms		
т	Allowed time new power evels for V V > 2 COEV	$T_J = 100^{\circ}C^{(1)}$	-	500		
VCCO2VCCAUX	Allowed time per power cycle for V <sub>CCO</sub> – V <sub>CCAUX</sub> > 2.625V	$T_{J} = 85^{\circ}C^{(1)}$	_	800	ms	
T <sub>MGTAVCC</sub>	Ramp time from GND to 90% of V <sub>MGTAVCC</sub>	0.2	50	ms		
T <sub>MGTAVTT</sub>	Ramp time from GND to 90% of V <sub>MGTAVTT</sub>	0.2	50	ms		

### Notes:

Based on 240,000 power cycles with nominal V<sub>CCO</sub> of 3.3V or 36,500 power cycles with worst case V<sub>CCO</sub> of 3.465V.



# **DC Input and Output Levels**

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels(1)(2)

I/O Standard		V <sub>IL</sub>	VII	1	V <sub>OL</sub>	V <sub>OH</sub>	I <sub>OL</sub>	I <sub>OH</sub>
i/O Standard	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min
HSTL_I	-0.300	V <sub>REF</sub> – 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	8.00	-8.00
HSTL_I_18	-0.300	V <sub>REF</sub> – 0.100	V <sub>REF</sub> + 0.100	$V_{CCO} + 0.300$	0.400	V <sub>CCO</sub> - 0.400	8.00	-8.00
HSTL_II	-0.300	V <sub>REF</sub> – 0.100	V <sub>REF</sub> + 0.100	$V_{CCO} + 0.300$	0.400	V <sub>CCO</sub> - 0.400	16.00	-16.00
HSTL_II_18	-0.300	V <sub>REF</sub> – 0.100	V <sub>REF</sub> + 0.100	$V_{CCO} + 0.300$	0.400	V <sub>CCO</sub> - 0.400	16.00	-16.00
HSUL_12	-0.300	V <sub>REF</sub> – 0.130	V <sub>REF</sub> + 0.130	$V_{CCO} + 0.300$	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.10	-0.10
LVCMOS12	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 3	Note 3
LVCMOS15	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	$V_{CCO} + 0.300$	25% V <sub>CCO</sub>	75% V <sub>CCO</sub>	Note 4	Note 4
LVCMOS18	-0.300	35% V <sub>CCO</sub>	65% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	0.450	V <sub>CCO</sub> - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.7	1.700	V <sub>CCO</sub> + 0.300	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	V <sub>CCO</sub> - 0.400	Note 4	Note 4
LVTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 5	Note 5
MOBILE_DDR	-0.300	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.300	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.10	-0.10
PCl33_3	-0.400	30% V <sub>CCO</sub>	50% V <sub>CCO</sub>	V <sub>CCO</sub> + 0.500	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	1.50	-0.50
SSTL135	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	13.00	-13.00
SSTL135_R	-0.300	V <sub>REF</sub> - 0.090	V <sub>REF</sub> + 0.090	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.150	V <sub>CCO</sub> /2 + 0.150	8.90	-8.90
SSTL15	-0.300	V <sub>REF</sub> – 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	13.00	-13.00
SSTL15_R	-0.300	V <sub>REF</sub> – 0.100	V <sub>REF</sub> + 0.100	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.175	V <sub>CCO</sub> /2 + 0.175	8.90	-8.90
SSTL18_I	-0.300	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.470	V <sub>CCO</sub> /2 + 0.470	8.00	-8.00
SSTL18_II	-0.300	V <sub>REF</sub> – 0.125	V <sub>REF</sub> + 0.125	V <sub>CCO</sub> + 0.300	V <sub>CCO</sub> /2 - 0.600	V <sub>CCO</sub> /2 + 0.600	13.40	-13.40

- 1. Tested according to relevant specifications.
- 2. 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- 3. Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- 4. Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
- 5. Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
- 6. For detailed interface specific DC voltage levels, see UG471: 7 Series FPGAs SelectIO Resources User Guide.



Table 9: Differential SelectIO DC Input and Output Levels

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>				V <sub>ID</sub> (2)			V <sub>OD</sub> <sup>(4)</sup>				
70 Standard	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max	V, Min	V, Typ	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	_	_	-	1.250	-		Note 5	
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> -0.405	V <sub>CCO</sub> -0.300	V <sub>CCO</sub> -0.190	0.400	0.600	0.800

- 1.  $V_{ICM}$  is the input common mode voltage.
- 2.  $V_{ID}$  is the input differential voltage  $(Q \overline{Q})$ .
- 3. V<sub>OCM</sub> is the output common mode voltage.
- 4.  $V_{OD}$  is the output differential voltage  $(Q \overline{Q})$ .
- 5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard		V <sub>ICM</sub> (1)		V <sub>II</sub>	o <sup>(2)</sup>	V <sub>OL</sub> (3)	V <sub>OH</sub> <sup>(4)</sup>	l <sub>OL</sub>	I <sub>OH</sub>
I/O Standard	V, Min	V,Typ	V, Max	V,Min	V, Max	V, Max	V, Min	mA, Max	mA, Min
DIFF_HSTL_I	0.300	0.750	1.125	0.100	_	0.400	V <sub>CCO</sub> -0.400	8.00	-8.00
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	_	0.400	V <sub>CCO</sub> -0.400	8.00	-8.00
DIFF_HSTL_II	0.300	0.750	1.125	0.100	_	0.400	V <sub>CCO</sub> -0.400	16.00	-16.00
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	_	0.400	V <sub>CCO</sub> -0.400	16.00	-16.00
DIFF_HSUL_12	0.300	0.600	0.850	0.100	_	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.100	-0.100
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	_	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.100	-0.100
DIFF_SSTL135	0.300	0.675	1.000	0.100	_	(V <sub>CCO</sub> /2) - 0.150	$(V_{CCO}/2) + 0.150$	13.0	-13.0
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	_	$(V_{CCO}/2) - 0.150$	$(V_{CCO}/2) + 0.150$	8.9	-8.9
DIFF_SSTL15	0.300	0.750	1.125	0.100	_	(V <sub>CCO</sub> /2) - 0.175	$(V_{CCO}/2) + 0.175$	13.0	-13.0
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	_	(V <sub>CCO</sub> /2) - 0.175	$(V_{CCO}/2) + 0.175$	8.9	-8.9
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	-	(V <sub>CCO</sub> /2) - 0.470	$(V_{CCO}/2) + 0.470$	8.00	-8.00
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	_	(V <sub>CCO</sub> /2) - 0.600	$(V_{CCO}/2) + 0.600$	13.4	-13.4

- 1. V<sub>ICM</sub> is the input common mode voltage.
- 2.  $V_{ID}$  is the input differential voltage  $(Q \overline{Q})$ .
- V<sub>OL</sub> is the single-ended low-output voltage.
- 4. V<sub>OH</sub> is the single-ended high-output voltage.



### LVDS DC Specifications (LVDS\_25)

Table 11: LVDS\_25 DC Specifications(1)

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V <sub>CCO</sub>	Supply Voltage		2.375	2.500	2.625	V
V <sub>OH</sub>	Output High Voltage for Q and Q	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	_	_	1.675	V
V <sub>OL</sub>	Output Low Voltage for Q and Q	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	0.700	_	_	V
V <sub>ODIFF</sub>	Differential Output Voltage $(Q - \overline{Q})$ , $Q = \text{High}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	247	350	600	mV
V <sub>OCM</sub>	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	1.000	1.250	1.425	V
V <sub>IDIFF</sub>	Differential Input Voltage $(Q - \overline{Q})$ , $Q = H$	igh $(\overline{Q} - Q)$ , $\overline{Q} = High$	100	350	600	mV
V <sub>ICM</sub>	Input Common-Mode Voltage		0.300	1.200	1.425	V

#### Notes:

### **AC Switching Characteristics**

All values represented in this data sheet are based on the speed specifications in v1.08 from the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the ISE® Design Suite 14.5 and Vivado® Design Suite 2013.1 for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some underreporting might still occur.

### **Preliminary Product Specification**

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

#### **Production Product Specification**

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

### **Testing of AC Switching Characteristics**

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

Differential inputs for LVDS\_25 can be placed in banks with V<sub>CCO</sub> levels that are different from the required level for outputs. Consult the 7 Series FPGAs SelectIO Resources User Guide (UG471) for more information.



### **Speed Grade Designations**

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 12 correlates the current status of each Artix-7 device on a per speed grade basis.

Table 12: Artix-7 Device Speed Grade Designations

Device		Speed Grade Desi	gnations
Device	Advance	Preliminary	Production
XC7A100T			-3, -2, -2L (1.0V), -1, and -2L (0.9V)
XC7A200T			-3, -2, -2L (1.0V), -1, and -2L (0.9V)

### **Production Silicon and Software Status**

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 13 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and software revisions. The software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 13: Artix-7 Device Production Software and Speed Specification Release

			Speed Grade	
Device		1.0V		0.9V
	-3	-2/-2L	-1	-2L
XC7A100T	ISE 14.4 and Vivado 2	012.4 with the 14.4/20	12.4 device pack v1.07	ISE 14.5 or Vivado 2013.1 v1.05
XC7A200T	ISE 14.4 and Vivado 2	012.4 with the 14.4/20	012.4 device pack v1.07	13E 14.3 01 VIVado 2013.1 V1.03



### **Performance Characteristics**

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the AC Switching Characteristics, page 9.

Table 14: Networking Applications Interface Performances

		Speed	Grade		
Description		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	680	600	600	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	1250	950	950	Mb/s
SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>	680	680	600	600	Mb/s
DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>	1250	1250	950	950	Mb/s

#### Notes:

Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces IP available with the Memory Interface Generator<sup>(1)(2)</sup>

		Speed	Grade		
Memory Standard		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	
4:1 Memory Controllers					
DDR3	1066	800	800	800	Mb/s
DDR3L	800	800	667	667	Mb/s
DDR2	800	800	667	667	Mb/s
LPDDR2	667	667	533	533	Mb/s
2:1 Memory Controllers		•	•		•
DDR3	800	700	620	620	Mb/s
DDR3L	800	700	620	620	Mb/s
DDR2	800	700	620	620	Mb/s

- 1. V<sub>REF</sub> tracking is required. For more information, see <u>UG586</u>, 7 Series FPGAs Memory Interface Solutions User Guide.
- 2. When using the internal V<sub>REE</sub> the maximum data rate is 800 Mb/s (400 MHz).

LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.



### **IOB Pad Input/Output/3-State**

Table 16 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T<sub>IOPI</sub> is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies
  depending on the capability of the SelectIO input buffer.
- T<sub>IOOP</sub> is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T<sub>IOTP</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than T<sub>IOTP</sub> when the INTERMDISABLE pin is used.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics

		T <sub>IC</sub>	PI			T <sub>IO</sub>	ОР			T <sub>IO</sub>	TP		
I/O Standard		Speed	Grade			Speed	Grade			Speed	Grade		Units
I/O Standard		1.0V		0.9V		1.0V		0.9V		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	
LVTTL_S4	1.26	1.34	1.41	1.58	3.80	3.93	4.18	4.41	4.37	4.59	5.01	5.06	ns
LVTTL_S8	1.26	1.34	1.41	1.58	3.54	3.66	3.92	4.15	4.11	4.32	4.75	4.80	ns
LVTTL_S12	1.26	1.34	1.41	1.58	3.52	3.65	3.90	4.13	4.09	4.31	4.73	4.78	ns
LVTTL_S16	1.26	1.34	1.41	1.58	3.07	3.19	3.45	3.68	3.64	3.85	4.28	4.33	ns
LVTTL_S24	1.26	1.34	1.41	1.58	3.29	3.41	3.67	3.90	3.86	4.07	4.50	4.55	ns
LVTTL_F4	1.26	1.34	1.41	1.58	3.26	3.38	3.64	3.86	3.83	4.04	4.46	4.51	ns
LVTTL_F8	1.26	1.34	1.41	1.58	2.74	2.87	3.12	3.35	3.31	3.52	3.95	4.00	ns
LVTTL_F12	1.26	1.34	1.41	1.58	2.73	2.85	3.10	3.33	3.29	3.51	3.93	3.98	ns
LVTTL_F16	1.26	1.34	1.41	1.58	2.55	2.68	2.93	3.16	3.12	3.34	3.76	3.81	ns
LVTTL_F24	1.26	1.34	1.41	1.58	2.52	2.65	2.90	3.22	3.09	3.31	3.73	3.87	ns
LVDS_25	0.73	0.81	0.88	0.90	1.29	1.41	1.67	1.86	1.86	2.07	2.49	2.51	ns
MINI_LVDS_25	0.73	0.81	0.88	0.90	1.27	1.40	1.65	1.88	1.84	2.06	2.48	2.53	ns
BLVDS_25	0.73	0.81	0.88	0.90	1.84	1.96	2.21	2.44	2.40	2.62	3.04	3.09	ns
RSDS_25 (point to point)	0.73	0.81	0.88	0.90	1.27	1.40	1.65	1.88	1.84	2.06	2.48	2.53	ns
PPDS_25	0.73	0.81	0.88	0.90	1.29	1.41	1.67	1.88	1.86	2.07	2.49	2.53	ns
TMDS_33	0.73	0.81	0.88	0.90	1.41	1.54	1.79	1.99	1.98	2.20	2.62	2.64	ns
PCI33_3	1.24	1.32	1.39	1.57	3.10	3.22	3.48	3.71	3.67	3.88	4.31	4.36	ns
HSUL_12	0.67	0.75	0.82	0.87	1.80	1.93	2.18	2.41	2.37	2.59	3.01	3.06	ns
DIFF_HSUL_12	0.68	0.76	0.83	0.88	1.80	1.93	2.18	2.21	2.37	2.59	3.01	2.86	ns
HSTL_I_S	0.67	0.75	0.82	0.87	1.62	1.74	1.99	2.19	2.19	2.40	2.82	2.84	ns
HSTL_II_S	0.65	0.73	0.80	0.85	1.41	1.54	1.79	1.99	1.98	2.20	2.62	2.64	ns
HSTL_I_18_S	0.67	0.75	0.82	0.87	1.29	1.41	1.67	1.86	1.86	2.07	2.49	2.51	ns
HSTL_II_18_S	0.66	0.75	0.81	0.87	1.41	1.54	1.79	1.97	1.98	2.20	2.62	2.62	ns
DIFF_HSTL_I_S	0.68	0.76	0.83	0.85	1.59	1.71	1.96	2.13	2.15	2.37	2.79	2.78	ns
DIFF_HSTL_II_S	0.68	0.76	0.83	0.85	1.51	1.63	1.88	2.07	2.08	2.29	2.71	2.72	ns
DIFF_HSTL_I_18_S	0.71	0.79	0.86	0.87	1.38	1.51	1.76	1.96	1.95	2.17	2.59	2.61	ns
DIFF_HSTL_II_18_S	0.70	0.78	0.85	0.87	1.46	1.58	1.84	2.00	2.03	2.24	2.67	2.65	ns
HSTL_I_F	0.67	0.75	0.82	0.87	1.10	1.22	1.48	1.69	1.67	1.88	2.31	2.34	ns



Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

		T <sub>IC</sub>	)PI			T <sub>IO</sub>	ОР			T <sub>IO</sub>	TP		
VO Obere de vel		Speed	Grade			Speed	Grade			Speed	Grade		11
I/O Standard		1.0V		0.9V		1.0V		0.9V		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	
HSTL_II_F	0.65	0.73	0.80	0.85	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
HSTL_I_18_F	0.67	0.75	0.82	0.87	1.13	1.26	1.51	1.72	1.70	1.92	2.34	2.37	ns
HSTL_II_18_F	0.66	0.75	0.81	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
DIFF_HSTL_I_F	0.68	0.76	0.83	0.85	1.18	1.30	1.56	1.77	1.75	1.96	2.39	2.42	ns
DIFF_HSTL_II_F	0.68	0.76	0.83	0.85	1.21	1.33	1.59	1.77	1.78	1.99	2.42	2.42	ns
DIFF_HSTL_I_18_F	0.71	0.79	0.86	0.87	1.21	1.33	1.59	1.77	1.78	1.99	2.42	2.42	ns
DIFF_HSTL_II_18_F	0.70	0.78	0.85	0.87	1.21	1.33	1.59	1.77	1.78	1.99	2.42	2.42	ns
LVCMOS33_S4	1.26	1.34	1.41	1.62	3.80	3.93	4.18	4.41	4.37	4.59	5.01	5.06	ns
LVCMOS33_S8	1.26	1.34	1.41	1.62	3.52	3.65	3.90	4.13	4.09	4.31	4.73	4.78	ns
LVCMOS33_S12	1.26	1.34	1.41	1.62	3.09	3.21	3.46	3.69	3.65	3.87	4.29	4.34	ns
LVCMOS33_S16	1.26	1.34	1.41	1.62	3.40	3.52	3.77	4.00	3.97	4.18	4.60	4.65	ns
LVCMOS33_F4	1.26	1.34	1.41	1.62	3.26	3.38	3.64	3.86	3.83	4.04	4.46	4.51	ns
LVCMOS33_F8	1.26	1.34	1.41	1.62	2.74	2.87	3.12	3.35	3.31	3.52	3.95	4.00	ns
LVCMOS33_F12	1.26	1.34	1.41	1.62	2.55	2.68	2.93	3.16	3.12	3.34	3.76	3.81	ns
LVCMOS33_F16	1.26	1.34	1.41	1.62	2.55	2.68	2.93	3.16	3.12	3.34	3.76	3.81	ns
LVCMOS25_S4	1.12	1.20	1.27	1.43	3.13	3.26	3.51	3.72	3.70	3.91	4.34	4.37	ns
LVCMOS25_S8	1.12	1.20	1.27	1.43	2.88	3.01	3.26	3.49	3.45	3.67	4.09	4.14	ns
LVCMOS25_S12	1.12	1.20	1.27	1.43	2.48	2.60	2.85	3.08	3.05	3.26	3.68	3.73	ns
LVCMOS25_S16	1.12	1.20	1.27	1.43	2.82	2.94	3.20	3.43	3.39	3.60	4.03	4.08	ns
LVCMOS25_F4	1.12	1.20	1.27	1.43	2.74	2.87	3.12	3.35	3.31	3.52	3.95	4.00	ns
LVCMOS25_F8	1.12	1.20	1.27	1.43	2.18	2.30	2.56	2.79	2.75	2.96	3.39	3.44	ns
LVCMOS25_F12	1.12	1.20	1.27	1.43	2.16	2.29	2.54	2.77	2.73	2.95	3.37	3.42	ns
LVCMOS25_F16	1.12	1.20	1.27	1.43	2.01	2.13	2.39	2.61	2.58	2.79	3.21	3.26	ns
LVCMOS18_S4	0.74	0.83	0.89	0.94	1.62	1.74	1.99	2.19	2.19	2.40	2.82	2.84	ns
LVCMOS18_S8	0.74	0.83	0.89	0.94	2.18	2.30	2.56	2.79	2.75	2.96	3.39	3.44	ns
LVCMOS18_S12	0.74	0.83	0.89	0.94	2.18	2.30	2.56	2.79	2.75	2.96	3.39	3.44	ns
LVCMOS18_S16	0.74	0.83	0.89	0.94	1.52	1.65	1.90	2.13	2.09	2.31	2.73	2.78	ns
LVCMOS18_S24	0.74	0.83	0.89	0.94	1.60	1.72	1.98	2.21	2.17	2.38	2.81	2.86	ns
LVCMOS18_F4	0.74	0.83	0.89	0.94	1.45	1.57	1.82	2.05	2.01	2.23	2.65	2.70	ns
LVCMOS18_F8	0.74	0.83	0.89	0.94	1.68	1.80	2.06	2.29	2.25	2.46	2.89	2.94	ns
LVCMOS18_F12	0.74	0.83	0.89	0.94	1.68	1.80	2.06	2.29	2.25	2.46	2.89	2.94	ns
LVCMOS18_F16	0.74	0.83	0.89	0.94	1.40	1.52	1.77	2.00	1.97	2.18	2.60	2.65	ns
LVCMOS18_F24	0.74	0.83	0.89	0.94	1.34	1.46	1.71	1.94	1.90	2.12	2.54	2.59	ns
LVCMOS15_S4	0.77	0.86	0.93	0.98	2.05	2.18	2.43	2.50	2.62	2.84	3.26	3.15	ns
LVCMOS15_S8	0.77	0.86	0.93	0.98	2.09	2.21	2.46	2.69	2.65	2.87	3.29	3.34	ns
LVCMOS15_S12	0.77	0.86	0.93	0.98	1.59	1.71	1.96	2.19	2.15	2.37	2.79	2.84	ns
LVCMOS15_S16	0.77	0.86	0.93	0.98	1.59	1.71	1.96	2.19	2.15	2.37	2.79	2.84	ns



Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

		T <sub>IC</sub>	PI			T <sub>IO</sub>	ОР		T <sub>IOTP</sub>				
I/O Standard		Speed	Grade			Speed	Grade		Speed Grade				Units
I/O Standard		1.0V		0.9V		1.0V		0.9V		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	1
LVCMOS15_F4	0.77	0.86	0.93	0.98	1.85	1.97	2.23	2.27	2.42	2.63	3.06	2.92	ns
LVCMOS15_F8	0.77	0.86	0.93	0.98	1.60	1.72	1.98	2.21	2.17	2.38	2.81	2.86	ns
LVCMOS15_F12	0.77	0.86	0.93	0.98	1.35	1.47	1.73	1.96	1.92	2.13	2.56	2.61	ns
LVCMOS15_F16	0.77	0.86	0.93	0.98	1.34	1.46	1.71	1.94	1.90	2.12	2.54	2.59	ns
LVCMOS12_S4	0.87	0.95	1.02	1.08	2.57	2.69	2.95	3.18	3.14	3.35	3.78	3.83	ns
LVCMOS12_S8	0.87	0.95	1.02	1.08	2.09	2.21	2.46	2.69	2.65	2.87	3.29	3.34	ns
LVCMOS12_S12	0.87	0.95	1.02	1.08	1.79	1.91	2.17	2.40	2.36	2.57	2.99	3.05	ns
LVCMOS12_F4	0.87	0.95	1.02	1.08	1.98	2.10	2.35	2.58	2.54	2.76	3.18	3.23	ns
LVCMOS12_F8	0.87	0.95	1.02	1.08	1.54	1.66	1.92	2.15	2.11	2.32	2.75	2.80	ns
LVCMOS12_F12	0.87	0.95	1.02	1.08	1.38	1.51	1.76	1.97	1.95	2.16	2.59	2.62	ns
SSTL135_S	0.67	0.75	0.82	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns
SSTL15_S	0.60	0.68	0.75	0.80	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns
SSTL18_I_S	0.67	0.75	0.82	0.87	1.67	1.79	2.04	2.24	2.23	2.45	2.87	2.89	ns
SSTL18_II_S	0.67	0.75	0.82	0.85	1.31	1.43	1.68	1.91	1.87	2.09	2.51	2.56	ns
DIFF_SSTL135_S	0.68	0.76	0.83	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns
DIFF_SSTL15_S	0.68	0.76	0.83	0.87	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns
DIFF_SSTL18_I_S	0.71	0.79	0.86	0.87	1.68	1.80	2.06	2.24	2.25	2.46	2.89	2.89	ns
DIFF_SSTL18_II_S	0.71	0.79	0.86	0.87	1.38	1.51	1.76	1.94	1.95	2.17	2.59	2.59	ns
SSTL135_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
SSTL15_F	0.60	0.68	0.75	0.80	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns
SSTL18_I_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.72	1.69	1.90	2.32	2.37	ns
SSTL18_II_F	0.67	0.75	0.82	0.85	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
DIFF_SSTL135_F	0.68	0.76	0.83	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
DIFF_SSTL15_F	0.68	0.76	0.83	0.87	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns
DIFF_SSTL18_I_F	0.71	0.79	0.86	0.87	1.23	1.35	1.60	1.80	1.79	2.01	2.43	2.45	ns
DIFF_SSTL18_II_F	0.71	0.79	0.86	0.87	1.21	1.33	1.59	1.79	1.78	1.99	2.42	2.44	ns

Table 17 specifies the values of  $T_{IOTPHZ}$  and  $T_{IOIBUFDISABLE}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).  $T_{IOIBUFDISABLE}$  is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than  $T_{IOTPHZ}$  when the INTERMDISABLE pin is used.

Table 17: IOB 3-state Output Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
T <sub>IOTPHZ</sub>	T input to pad high-impedance	2.06	2.19	2.37	2.19	ns
T <sub>IOIBUFDISABLE</sub>	IBUF turn-on time from IBUFDISABLE to O output	2.11	2.30	2.60	2.30	ns



### **Input/Output Logic Switching Characteristics**

Table 18: ILOGIC Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold						
T <sub>ICE1CK</sub> /T <sub>ICKCE1</sub>	CE1 pin setup/hold with respect to CLK	0.48/0.02	0.54/0.02	0.76/0.02	0.50/-0.07	ns
T <sub>ISRCK</sub> /T <sub>ICKSR</sub>	SR pin setup/hold with respect to CLK	0.60/0.01	0.70/0.01	1.13/0.01	0.88/-0.35	ns
T <sub>IDOCK</sub> /T <sub>IOCKD</sub>	D pin setup/hold with respect to CLK without Delay	0.01/0.27	0.01/0.29	0.01/0.33	0.01/0.33	ns
T <sub>IDOCKD</sub> /T <sub>IOCKDD</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY)	0.02/0.27	0.02/0.29	0.02/0.33	0.01/0.33	ns
Combinatorial		1	l .	ll .		
T <sub>IDI</sub>	D pin to O pin propagation delay, no Delay	0.11	0.11	0.13	0.14	ns
T <sub>IDID</sub>	DDLY pin to O pin propagation delay (using IDELAY)	0.11	0.12	0.14	0.15	ns
Sequential Delay	S	1	l .	ll .		
T <sub>IDLO</sub>	D pin to Q1 pin using flip-flop as a latch without Delay	0.41	0.44	0.51	0.54	ns
T <sub>IDLOD</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY)	0.41	0.44	0.51	0.55	ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.53	0.57	0.66	0.71	ns
T <sub>RQ_ILOGIC</sub>	SR pin to OQ/TQ out	0.96	1.08	1.32	1.32	ns
T <sub>GSRQ_ILOGIC</sub>	Global set/reset to Q outputs	7.60	7.60	10.51	11.39	ns
Set/Reset					1	
T <sub>RPW_ILOGIC</sub>	Minimum pulse width, SR inputs	0.61	0.72	0.72	0.72	ns, Min

Table 19: OLOGIC Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold		'				
T <sub>ODCK</sub> /T <sub>OCKD</sub>	D1/D2 pins setup/hold with respect to CLK	0.67/-0.11	0.71/–0.11	0.84/0.11	0.64/0.03	ns
T <sub>OOCECK</sub> /T <sub>OCKOCE</sub>	OCE pin setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.28/0.01	ns
T <sub>OSRCK</sub> /T <sub>OCKSR</sub>	SR pin setup/hold with respect to CLK	0.37/0.21	0.44/0.21	0.80/0.21	0.62/-0.25	ns
T <sub>OTCK</sub> /T <sub>OCKT</sub>	T1/T2 pins setup/hold with respect to CLK	0.69/-0.14	0.73/-0.14	0.89/0.14	0.66/0.02	ns
T <sub>OTCECK</sub> /T <sub>OCKTCE</sub>	TCE pin setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.24/0.05	ns
Combinatorial						
T <sub>ODQ</sub>	D1 to OQ out or T1 to TQ out	0.83	0.96	1.16	1.36	ns
Sequential Delays		•	,	*	*	
T <sub>OCKQ</sub>	CLK to OQ/TQ out	0.47	0.49	0.56	0.63	ns
T <sub>RQ_OLOGIC</sub>	SR pin to OQ/TQ out	0.72	0.80	0.95	1.12	ns
T <sub>GSRQ_OLOGIC</sub>	Global set/reset to Q outputs	7.60	7.60	10.51	11.39	ns
Set/Reset		·				
T <sub>RPW_OLOGIC</sub>	Minimum pulse width, SR inputs	0.64	0.74	0.74	0.74	ns, Min



### Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold for Control Lines						
T <sub>ISCCK_BITSLIP</sub> / T <sub>ISCKC_BITSLIP</sub>	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.14	0.02/0.15	0.02/0.17	0.02/0.21	ns
T <sub>ISCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.45/-0.01	0.50/-0.01	0.72/–0.01	0.45/-0.11	ns
T <sub>ISCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> (2)	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.10/0.33	-0.10/0.36	-0.10/0.40	-0.17/0.40	ns
Setup/Hold for Data Lines				ı		
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.03/0.19	ns
T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
TISDCK_DDLY_DDR/ TISCKD_DDLY_DDR	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.12/0.12	0.14/0.14	0.17/0.17	0.19/0.19	ns
Sequential Delays						
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.53	0.54	0.66	0.67	ns
Propagation Delays						•
T <sub>ISDO_DO</sub>	D input to DO output pin	0.11	0.11	0.13	0.14	ns

- 1. Recorded at 0 tap value.
- 2.  $T_{ISCCK\_CE2}$  and  $T_{ISCKC\_CE2}$  are reported as  $T_{ISCCK\_CE}/T_{ISCKC\_CE}$  in the timing report.



### **Output Serializer/Deserializer Switching Characteristics**

Table 21: OSERDES Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold						
T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>	D input setup/hold with respect to CLKDIV	0.42/0.03	0.45/0.03	0.63/0.03	0.44/-0.02	ns
T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>	T input setup/hold with respect to CLK	0.69/0.13	0.73/-0.13	0.88/-0.13	0.66/0.25	ns
T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup>	T input setup/hold with respect to CLKDIV	0.31/-0.13	0.34/-0.13	0.39/0.13	0.46/-0.25	ns
T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>	OCE input setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.28/-0.04	ns
T <sub>OSCCK_S</sub>	SR (reset) input setup with respect to CLKDIV	0.47	0.52	0.85	0.70	ns
T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>	TCE input setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.24/0.00	ns
Sequential Delays		1		1		1
T <sub>OSCKO_OQ</sub>	Clock to out from CLK to OQ	0.40	0.42	0.48	0.54	ns
T <sub>OSCKO_TQ</sub>	Clock to out from CLK to TQ	0.47	0.49	0.56	0.63	ns
Combinatorial		1	1	1	1	ı
T <sub>OSDO_TTQ</sub>	T input to TQ Out	0.83	0.92	1.11	1.18	ns

<sup>1.</sup>  $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in the timing report.



### **Input/Output Delay Switching Characteristics**

Table 22: Input/Output Delay Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
IDELAYCTRL						
T <sub>DLYCCO_RDY</sub>	Reset to ready for IDELAYCTRL	3.67	3.67	3.67	3.67	μs
F <sub>IDELAYCTRL_REF</sub>	Attribute REFCLK frequency = 200.00 <sup>(1)</sup>	200.00	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00 <sup>(1)</sup>	300.00	300.00	N/A	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision		±10	±10	±10	MHz
T <sub>IDELAYCTRL_RPW</sub>	Minimum Reset pulse width	59.28	59.28	59.28	59.28	ns
IDELAY		1				
T <sub>IDELAYRESOLUTION</sub>	IDELAY chain delay resolution		1/(32 x 2	2 x F <sub>REF</sub> )		ps
	Pattern dependent period jitter in delay chain for clock pattern. (2)	0	0	0	0	ps per tap
T <sub>IDELAYPAT_JIT</sub>	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(3)</sup>	±5	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) <sup>(4)</sup>	±9	±9	±9	±9	ps per tap
T <sub>IDELAY_CLK_MAX</sub>	Maximum frequency of CLK input to IDELAY	680.00	680.00	600.00	520.00	MHz
T <sub>IDCCK_CE</sub> / T <sub>IDCKC_CE</sub>	CE pin setup/hold with respect to C for IDELAY	0.12/0.11	0.16/0.13	0.21/0.16	0.14/0.16	ns
TIDCCK_INC/ TIDCKC_INC	INC pin setup/hold with respect to C for IDELAY	0.12/0.16	0.14/0.18	0.16/0.22	0.10/0.23	ns
T <sub>IDCCK_RST</sub> / T <sub>IDCKC_RST</sub>	RST pin setup/hold with respect to C for IDELAY	0.15/0.09	0.16/0.11	0.18/0.14	0.22/0.19	ns
T <sub>IDDO_IDATAIN</sub>	Propagation delay through IDELAY	Note 5	Note 5	Note 5	Note 5	ps

- 1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
- 2. When HIGH\_PERFORMANCE mode is set to TRUE or FALSE.
- 3. When HIGH\_PERFORMANCE mode is set to TRUE.
- 4. When HIGH\_PERFORMANCE mode is set to FALSE.
- 5. Delay depends on IDELAY tap setting. See the timing report for actual values.



### Table 23: IO\_FIFO Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
IO_FIFO Clock to Out Delays		·				
T <sub>OFFCKO_DO</sub>	RDCLK to Q outputs	0.55	0.60	0.68	0.81	ns
T <sub>CKO_FLAGS</sub>	Clock to IO_FIFO flags	0.55	0.61	0.77	0.79	ns
Setup/Hold						
T <sub>CCK_D</sub> /T <sub>CKC_D</sub>	D inputs to WRCLK	0.47/0.02	0.51/0.02	0.58/0.02	0.76/0.09	ns
T <sub>IFFCCK_WREN</sub> /T <sub>IFFCKC_WREN</sub>	WREN to WRCLK	0.42/-0.01	0.47/-0.01	0.53/-0.01	0.70/-0.05	ns
T <sub>OFFCCK_RDEN</sub> /T <sub>OFFCKC_RDEN</sub>	RDEN to RDCLK	0.53/0.02	0.58/0.02	0.66/0.02	0.79/-0.02	ns
Minimum Pulse Width						
T <sub>PWH_IO_FIFO</sub>	RESET, RDCLK, WRCLK	1.62	2.15	2.15	2.15	ns
T <sub>PWL_IO_FIFO</sub>	RESET, RDCLK, WRCLK	1.62	2.15	2.15	2.15	ns
Maximum Frequency						
F <sub>MAX</sub>	RDCLK and WRCLK	266.67	200.00	200.00	200.00	MHz



### **CLB Switching Characteristics**

\*Table 24: CLB Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Combinatorial Del	lays					
T <sub>ILO</sub>	An – Dn LUT address to A	0.10	0.11	0.13	0.15	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.27	0.30	0.36	0.41	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.42	0.46	0.55	0.65	ns, Max
T <sub>ITO</sub>	An – Dn inputs to A – D Q outputs	0.94	1.05	1.27	1.51	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.62	0.69	0.84	1.01	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.58	0.66	0.83	0.98	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.60	0.68	0.82	0.98	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.68	0.75	0.90	1.08	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.51	0.57	0.69	0.82	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.62	0.69	0.82	0.99	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.42	0.48	0.58	0.69	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.53	0.59	0.71	0.86	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.52	0.58	0.70	0.84	ns, Max
Sequential Delays	3	l	I	I	1	I
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.40	0.44	0.53	0.62	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.47	0.53	0.66	0.73	ns, Max
Setup and Hold Ti	mes of CLB Flip-Flops Before/After Clock CLK	1	1	1		I
T <sub>AS</sub> /T <sub>AH</sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops	0.07/0.12	0.09/0.14	0.11/0.18	0.11/0.22	ns, Min
T <sub>DICK</sub> /T <sub>CKDI</sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops	0.06/0.19	0.07/0.21	0.09/0.26	0.09/0.33	ns, Min
	$A_X - D_X$ input through MUXs and/or carry logic to CLK on $A - D$ flip-flops	0.59/0.08	0.66/0.09	0.81/0.11	0.97/0.15	ns, Min
T <sub>CECK_CLB</sub> / T <sub>CKCE_CLB</sub>	CE input to CLK on A – D flip-flops	0.15/0.00	0.17/0.00	0.21/0.01	0.34/-0.01	ns, Min
T <sub>SRCK</sub> /T <sub>CKSR</sub>	SR input to CLK on A – D flip-flops	0.38/0.03	0.43/0.04	0.53/0.05	0.62/0.19	ns, Min
Set/Reset		ı	ı	ı	1	ı
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	0.95	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.53	0.59	0.71	0.83	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.52	0.58	0.70	0.83	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1412	1286	1098	1098	MHz



### **CLB Distributed RAM Switching Characteristics (SLICEM Only)**

Table 25: CLB Distributed RAM Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Sequential Delays						
T <sub>SHCKO</sub>	Clock to A – B outputs	0.98	1.09	1.32	1.54	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	1.37	1.53	1.86	2.18	ns, Max
Setup and Hold Time	s Before/After Clock CLK					
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/0.28	0.60/0.30	0.72/0.35	0.96/0.40	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/0.55	0.30/0.60	0.37/0.70	0.43/0.71	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.69/0.18	0.77/0.21	0.94/0.26	1.11/0.31	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.38/0.10	0.43/0.12	0.53/0.17	0.62/0.13	ns, Min
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/0.10	0.44/0.11	0.53/0.17	0.63/0.12	ns, Min
Clock CLK						
T <sub>MPW_LRAM</sub>	Minimum pulse width	1.05	1.13	1.25	1.61	ns, Min
T <sub>MCP</sub>	Minimum clock period	2.10	2.26	2.50	3.21	ns, Min

#### Notes:

### **CLB Shift Register Switching Characteristics (SLICEM Only)**

Table 26: CLB Shift Register Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V			Units
		-3	-2/-2L	-1	-2L	
Sequential Delays						
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.33	1.61	1.89	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.77	2.15	2.53	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.12	1.23	1.46	1.68	ns, Max
Setup and Hold Time	es Before/After Clock CLK	1	l	1		
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/0.10	0.41/0.12	0.51/0.17	0.59/0.13	ns, Min
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/0.10	0.42/0.11	0.52/0.17	0.60/0.12	ns, Min
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/0.34	0.37/0.37	0.44/0.43	0.54/0.55	ns, Min
Clock CLK						
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.77	0.86	0.98	1.22	ns, Min

<sup>1.</sup>  $T_{SHCKO}$  also represents the CLK to XMUX output. Refer to the timing report for the CLK to XMUX path.



### **Block RAM and FIFO Switching Characteristics**

Table 27: Block RAM and FIFO Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Block RAM and FIFO Clock-to-	-Out Delays					
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register)(2)(3)	1.85	2.13	2.46	2.87	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.64	0.74	0.89	1.02	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO DO ECC REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.77	3.04	3.84	5.30	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.73	0.81	0.94	1.11	ns, Max
T <sub>RCKO_DO_CASCOUT</sub> and T <sub>RCKO_DO_CASCOUT_REG</sub>	Clock CLK to DOUT output with cascade (without output register)(2)	2.61	2.88	3.30	3.76	ns, Max
	Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>	1.16	1.28	1.46	1.56	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.76	0.87	1.05	1.14	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.94	1.02	1.15	1.30	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.94	1.10	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.56	2.81	3.55	4.90	ns, Max
	Clock CLK to BITERR (with output register)	0.68	0.76	0.89	1.05	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.88	1.07	1.15	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.84	0.93	1.08	1.29	ns, Max
Setup and Hold Times Before/	After Clock CLK					
T <sub>RCCK_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.45/0.31	0.49/0.33	0.57/0.36	0.77/0.45	ns, Min
T <sub>RDCK_DI_WF_NC</sub> / T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.58/0.60	0.65/0.63	0.74/0.67	0.92/0.76	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.20/0.29	0.22/0.34	0.25/0.41	0.29/0.38	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.50/0.43	0.55/0.46	0.63/0.50	0.78/0.54	ns, Min
T <sub>RDCK_DI_ECCW</sub> / T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.93/0.43	1.02/0.46	1.17/0.50	1.38/0.48	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> / T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.04/0.56	1.15/0.59	1.32/0.64	1.55/0.77	ns, Min
T <sub>RCCK_INJECTBITERR</sub> / T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.58/0.35	0.64/0.37	0.74/0.40	0.92/0.48	ns, Min
T <sub>RCCK_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM enable (EN) input	0.35/0.20	0.39/0.21	0.45/0.23	0.57/0.26	ns, Min
T <sub>RCCK_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.24/0.15	0.29/0.15	0.36/0.16	0.40/0.19	ns, Min
T <sub>RCCK_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.29/0.07	0.32/0.07	0.35/0.07	0.41/0.07	ns, Min



Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
T <sub>RCCK_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input	0.32/0.42	0.34/0.43	0.36/0.46	0.40/0.47	ns, Min
T <sub>RCCK_WEA</sub> /T <sub>RCKC_WEA</sub>	Write enable (WE) input (block RAM only)	0.44/0.18	0.48/0.19	0.54/0.20	0.64/0.23	ns, Min
T <sub>RCCK_WREN</sub> /T <sub>RCKC_WREN</sub>	WREN FIFO inputs	0.46/0.30	0.46/0.35	0.47/0.43	0.77/0.44	ns, Min
T <sub>RCCK_RDEN</sub> /T <sub>RCKC_RDEN</sub>	RDEN FIFO inputs	0.42/0.30	0.43/0.35	0.43/0.43	0.71/0.50	ns, Min
Reset Delays				•	•	
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO flags/pointers <sup>(10)</sup>	0.90	0.98	1.10	1.25	ns, Max
T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>	FIFO reset recovery and removal timing <sup>(11)</sup>	1.87/–0.81	2.07/–0.81	2.37/–0.81	2.44/-0.71	ns, Max
Maximum Frequency		1		1	l	
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (write first and no change modes) when not in SDP RF mode	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses	447.63	404.53	339.67	268.96	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM cascade (write first, no change mode) when cascade but not in RF mode	467.07	418.59	345.78	273.30	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled	467.07	418.59	345.78	273.30	MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	405.35	362.19	297.35	226.60	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	410.34	365.10	297.53	215.38	MHz

- 1. The timing report shows all of these parameters as  $T_{\mbox{\scriptsize RCKO\_DO}}$
- 2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
- 4.  $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
- $\textbf{6.} \quad \textbf{T}_{\text{RCKO}} \text{ } \textbf{FLAGS} \text{ includes the following parameters: } \textbf{T}_{\text{RCKO}\_\text{AEMPTY}}, \textbf{T}_{\text{RCKO}\_\text{AFULL}}, \textbf{T}_{\text{RCKO}\_\text{EMPTY}}, \textbf{T}_{\text{RCKO}\_\text{FULL}}, \textbf{T}_{\text{RCKO}\_\text{FULL}}, \textbf{T}_{\text{RCKO}\_\text{RDERR}}, \textbf{T}_{\text{RCKO}\_\text{WRERR}}, \textbf{T}_{\text{RCKO}}, \textbf$
- 7. T<sub>RCKO POINTERS</sub> includes both T<sub>RCKO RDCOUNT</sub> and T<sub>RCKO WRCOUNT</sub>.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. These parameters include both A and B inputs as well as the parity inputs of A and B.
- 10. T<sub>RCO FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- 11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).



### **DSP48E1 Switching Characteristics**

Table 28: DSP48E1 Switching Characteristics

		Speed Grade				
Symbol	Description	1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup and Hold Times of Data/Control Pins to	the Input Register Clock	Į.	"		,	
T <sub>DSPDCK_A_AREG</sub> / T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.26/ 0.12	0.30/ 0.13	0.37/ 0.14	0.45/ 0.14	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.33/ 0.15	0.38/ 0.16	0.45/ 0.18	0.60/ 0.19	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.17/ 0.17	0.20/ 0.19	0.24/ 0.21	0.34/ 0.29	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.25/ 0.25	0.32/ 0.27	0.42/ 0.27	0.54/ 0.23	ns
TDSPDCK_ACIN_AREG/TDSPCKD_ACIN_AREG	ACIN input to A register CLK	0.23/ 0.12	0.27/ 0.13	0.32/ 0.14	0.36/ 0.14	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.25/ 0.15	0.29/ 0.16	0.36/ 0.18	0.41/ 0.19	ns
Setup and Hold Times of Data Pins to the Pipe	line Register Clock		1		•	
TDSPDCK_{A, B}_MREG_MULT/ TDSPCKD_B_MREG_MULT	{A, B} input to M register CLK using multiplier	2.40/ -0.01	2.76/ -0.01	3.29/ -0.01	4.31/ -0.07	ns
TDSPDCK_{A, B}_ADREG/ TDSPCKD_ D_ADREG	{A, D} input to AD register CLK	1.29/ -0.02	1.48/ -0.02	1.76/ -0.02	2.29/ -0.27	ns
Setup and Hold Times of Data/Control Pins to	the Output Register Clock			•		*
T <sub>DSPDCK_{A, B}_PREG_MULT</sub> / T <sub>DSPCKD_{A, B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	4.02/ -0.28	4.60/ -0.28	5.48/ -0.28	6.95/ -0.48	ns
TDSPDCK_D_PREG_MULT/ TDSPCKD_D_PREG_MULT	D input to P register CLK using multiplier	3.93/ -0.73	4.50/ -0.73	5.35/ -0.73	6.73/ -1.68	ns
T <sub>DSPDCK_{A, B}</sub> _PREG/ T <sub>DSPCKD_{A, B}</sub> _PREG	A or B input to P register CLK not using multiplier	1.73/ -0.28	1.98/ -0.28	2.35/ -0.28	2.80/ -0.48	ns
T <sub>DSPDCK_C_PREG</sub> / T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.54/ -0.26	1.76/ -0.26	2.10/ -0.26	2.54/ -0.45	ns
TDSPDCK_PCIN_PREG/ TDSPCKD_PCIN_PREG	PCIN input to P register CLK	1.32/ -0.15	1.51/ -0.15	1.80/ -0.15	2.13/ -0.25	ns
Setup and Hold Times of the CE Pins						
TDSPDCK_{CEA;CEB}_{AREG;BREG}/ TDSPCKD_{CEA;CEB}_{AREG;BREG}	{CEA; CEB} input to {A; B} register CLK	0.35/ 0.06	0.42/ 0.08	0.52/ 0.11	0.64/ 0.11	ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.28/ 0.10	0.34/ 0.11	0.42/ 0.13	0.49/ 0.16	ns
T <sub>DSPDCK_CED_DREG</sub> / T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.36/ -0.03	0.43/ -0.03	0.52/ -0.03	0.68/ 0.14	ns
T <sub>DSPDCK_CEM_MREG</sub> / T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.17/ 0.18	0.21/ 0.20	0.27/ 0.23	0.45/ 0.29	ns
T <sub>DSPDCK_CEP_PREG</sub> / T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.36/ 0.01	0.43/ 0.01	0.53/ 0.01	0.63/ 0.00	ns



Table 28: DSP48E1 Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
-	·	-3	-2/-2L	-1	-2L	-
Setup and Hold Times of the RST Pins						
TDSPDCK_{RSTA; RSTB}_{AREG; BREG}/ TDSPCKD_{RSTA; RSTB}_{AREG; BREG}	{RSTA, RSTB} input to {A, B} register CLK	0.41/ 0.11	0.46/ 0.13	0.55/ 0.15	0.63/ 0.40	ns
T <sub>DSPDCK_RSTC_CREG</sub> / T <sub>DSPCKD_RSTC_CREG</sub>	RSTC input to C register CLK	0.07/ 0.10	0.08/ 0.11	0.09/ 0.12	0.13/ 0.11	ns
T <sub>DSPDCK_RSTD_DREG</sub> / T <sub>DSPCKD_RSTD_DREG</sub>	RSTD input to D register CLK	0.44/ 0.07	0.50/ 0.08	0.59/ 0.09	0.67/ 0.08	ns
TDSPDCK_RSTM_MREG/ TDSPCKD_RSTM_MREG	RSTM input to M register CLK	0.21/ 0.22	0.23/ 0.24	0.27/ 0.28	0.28/ 0.35	ns
T <sub>DSPDCK_RSTP_PREG</sub> / T <sub>DSPCKD_RSTP_PREG</sub>	RSTP input to P register CLK	0.27/ 0.01	0.30/ 0.01	0.35/ 0.01	0.43/ 0.00	ns
Combinatorial Delays from Input Pins to Outpu	t Pins					
T <sub>DSPDO_A_CARRYOUT_MULT</sub>	A input to CARRYOUT output using multiplier	3.79	4.35	5.18	6.61	ns
T <sub>DSPDO_D_P_MULT</sub>	D input to P output using multiplier	3.72	4.26	5.07	6.41	ns
T <sub>DSPDO_B_P</sub>	B input to P output not using multiplier	1.53	1.75	2.08	2.48	ns
T <sub>DSPDO_C_P</sub>	C input to P output	1.33	1.53	1.82	2.22	ns
Combinatorial Delays from Input Pins to Casca	ding Output Pins		1			
T <sub>DSPDO_{A; B}_{ACOUT; BCOUT}</sub>	{A, B} input to {ACOUT, BCOUT} output	0.55	0.63	0.74	0.87	ns
T <sub>DSPDO_{A, B}_CARRYCASCOUT_MULT</sub>	{A, B} input to CARRYCASCOUT output using multiplier	4.06	4.65	5.54	7.03	ns
T <sub>DSPDO_D_CARRYCASCOUT_MULT</sub>	D input to CARRYCASCOUT output using multiplier	3.97	4.54	5.40	6.81	ns
T <sub>DSPDO_{A, B}_CARRYCASCOUT</sub>	{A, B} input to CARRYCASCOUT output not using multiplier	1.77	2.03	2.41	2.88	ns
T <sub>DSPDO_C_CARRYCASCOUT</sub>	C input to CARRYCASCOUT output	1.58	1.81	2.15	2.62	ns
Combinatorial Delays from Cascading Input Pir	ns to All Output Pins			1	Į.	-
T <sub>DSPDO_ACIN_P_MULT</sub>	ACIN input to P output using multiplier	3.65	4.19	5.00	6.40	ns
T <sub>DSPDO_ACIN_P</sub>	ACIN input to P output not using multiplier	1.37	1.57	1.88	2.44	ns
T <sub>DSPDO_ACIN_ACOUT</sub>	ACIN input to ACOUT output	0.38	0.44	0.53	0.63	ns
T <sub>DSPDO_ACIN_CARRYCASCOUT_MULT</sub>	ACIN input to CARRYCASCOUT output using multiplier	3.90	4.47	5.33	6.79	ns
T <sub>DSPDO_ACIN_CARRYCASCOUT</sub>	ACIN input to CARRYCASCOUT output not using multiplier	1.61	1.85	2.21	2.84	ns
T <sub>DSPDO_PCIN_P</sub>	PCIN input to P output	1.11	1.28	1.52	1.82	ns
T <sub>DSPDO_PCIN_CARRYCASCOUT</sub>	PCIN input to CARRYCASCOUT output	1.36	1.56	1.85	2.21	ns
Clock to Outs from Output Register Clock to Output	utput Pins		+	•	•	+
T <sub>DSPCKO_P_PREG</sub>	CLK PREG to P output	0.33	0.37	0.44	0.54	ns
T <sub>DSPCKO_</sub> CARRYCASCOUT_PREG	CLK PREG to CARRYCASCOUT output	0.52	0.59	0.69	0.84	ns



Table 28: DSP48E1 Switching Characteristics (Cont'd)

			Speed	Grade		
Symbol	Description	1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
Clock to Outs from Pipeline Register Clock to	Output Pins					
T <sub>DSPCKO_P_MREG</sub>	CLK MREG to P output	1.68	1.93	2.31	2.73	ns
T <sub>DSPCKO_CARRYCASCOUT_MREG</sub>	CLK MREG to CARRYCASCOUT output	1.92	2.21	2.64	3.12	ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK ADREG to P output using multiplier	2.72	3.10	3.69	4.60	ns
T <sub>DSPCKO_CARRYCASCOUT_ADREG_MULT</sub>	CLK ADREG to CARRYCASCOUT output using multiplier	2.96	3.38	4.02	4.99	ns
Clock to Outs from Input Register Clock to Ou	itput Pins	•	•	•	·	
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.94	4.51	5.37	6.84	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.64	1.87	2.22	2.65	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.69	1.93	2.30	2.81	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.91	4.48	5.32	6.77	ns
Clock to Outs from Input Register Clock to Ca	scading Output Pins					
TDSPCKO_{ACOUT; BCOUT}_{AREG; BREG}	CLK (ACOUT, BCOUT) to {A,B} register output	0.64	0.73	0.87	1.02	ns
TDSPCKO_CARRYCASCOUT_{AREG, BREG}_MULT	CLK (AREG, BREG) to CARRYCASCOUT output using multiplier	4.19	4.79	5.70	7.24	ns
T <sub>DSPCKO_CARRYCASCOUT_BREG</sub>	CLK BREG to CARRYCASCOUT output not using multiplier	1.88	2.15	2.55	3.04	ns
T <sub>DSPCKO_CARRYCASCOUT_DREG_MULT</sub>	CLK DREG to CARRYCASCOUT output using multiplier	4.16	4.76	5.65	7.17	ns
T <sub>DSPCKO_CARRYCASCOUT_</sub> CREG	CLK CREG to CARRYCASCOUT output	1.94	2.21	2.63	3.20	ns
Maximum Frequency			•	•		
F <sub>MAX</sub>	With all registers used	628.93	550.66	464.25	363.77	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	531.63	465.77	392.93	310.08	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	349.28	305.62	257.47	210.44	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	317.26	277.62	233.92	191.28	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	397.30	346.26	290.44	223.26	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	397.30	346.26	290.44	223.26	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	260.01	227.01	190.69	150.13	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	241.72	211.15	177.43	140.10	MHz



### **Clock Buffers and Networks**

Table 29: Global Clock Switching Characteristics (Including BUFGCTRL)

	Description		Speed Grade					
Symbol			1.0V		0.9V	Units		
		-3	-2/-2L	-1	-2L			
T <sub>BCCCK_CE</sub> /T <sub>BCCKC_CE</sub> <sup>(1)</sup>	CE pins setup/hold	0.12/0.39	0.13/0.40	0.16/0.41	0.31/0.67	ns		
T <sub>BCCCK_S</sub> /T <sub>BCCKC_S</sub> <sup>(1)</sup>	S pins setup/hold	0.12/0.39	0.13/0.40	0.16/0.41	0.31/0.67	ns		
T <sub>BCCKO_O</sub> (2)	BUFGCTRL delay from I0/I1 to O	0.08	0.09	0.10	0.14	ns		
Maximum Frequency								
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	628.00	628.00	464.00	394.00	MHz		

### Notes:

### Table 30: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	
T <sub>BIOCKO_O</sub>	Clock to out delay from I to O	1.11	1.26	1.54	1.56	ns
Maximum Frequency						
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	680.00	680.00	600.00	600.00	MHz

### Table 31: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
T <sub>BRCKO_O</sub>	Clock to out delay from I to O	0.64	0.76	0.99	1.24	ns			
T <sub>BRCKO_O_BYP</sub>	Clock to out delay from I to O with Divide Bypass attribute set	0.34	0.39	0.52	0.72	ns			
T <sub>BRDO_O</sub>	Propagation delay from CLR to O	0.81	0.85	1.09	0.96	ns			
Maximum Frequency	Maximum Frequency								
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	420.00	375.00	315.00	315.00	MHz			

#### Notes:

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO  $F_{MAX}$  frequency.

T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are
optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between
clocks.

<sup>2.</sup>  $T_{BGCKO\ O}$  (BUFG delay from I0 to O) values are the same as  $T_{BCCKO\ O}$  values.



Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

			Speed Grade					
Symbol	Description		1.0V		0.9V	Units		
		-3	-2/-2L	-1	-2L			
T <sub>BHCKO_O</sub>	BUFH delay from I to O	0.10	0.11	0.13	0.16	ns		
T <sub>BHCCK_CE</sub> /T <sub>BHCKC_CE</sub>	CE pin setup and hold	0.19/0.13	0.22/0.15	0.28/0.21	0.35/0.25	ns		
Maximum Frequency								
F <sub>MAX_BUFH</sub>	Horizontal clock buffer (BUFH)	628.00	628.00	464.00	394.00	MHz		

Table 33: Duty Cycle Distortion and Clock-Tree Skew

	Description	Device					
Symbol				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
T <sub>DCD_CLK</sub>	Global clock tree duty-cycle distortion <sup>(1)</sup>	All	0.20	0.20	0.20	0.25	ns
T <sub>CKSKEW</sub>	Global clock tree skew <sup>(2)</sup>	XC7A100T	0.27	0.33	0.36	0.48	ns
		XC7A200T	0.40	0.48	0.54	0.69	ns
T <sub>DCD_BUFIO</sub>	I/O clock tree duty cycle distortion	All	0.14	0.14	0.14	0.14	ns
T <sub>BUFIOSKEW</sub>	I/O clock tree skew across one clock region	All	0.03	0.03	0.03	0.03	ns
T <sub>DCD_BUFR</sub>	Regional clock tree duty cycle distortion	All	0.18	0.18	0.18	0.18	ns

- 1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- 2. The T<sub>CKSKEW</sub> value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx Timing Analyzer tools to evaluate clock skew specific to your application.

### **MMCM Switching Characteristics**

Table 34: MMCM Specification

			Speed	Grade			
Symbol	Description		1.0V		0.9V	Units	
		-3	-2/-2L	-1	-2L		
MMCM_F <sub>INMAX</sub>	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz	
MMCM_F <sub>INMIN</sub>	Minimum input clock frequency	10.00	10.00	10.00	10.00	MHz	
MMCM_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 2	< 20% of clock input period or 1 ns				
MMCM_F <sub>INDUTY</sub>	Allowable input duty cycle: 10—49 MHz	25	25	25	25	%	
	Allowable input duty cycle: 50—199 MHz	30	30	30	30	%	
	Allowable input duty cycle: 200—399 MHz	35	35	35	35	%	
	Allowable input duty cycle: 400—499 MHz	40	40	40	40	%	
	Allowable input duty cycle: >500 MHz	45	45	45	45	%	
MMCM_F <sub>MIN_PSCLK</sub>	Minimum dynamic phase-shift clock frequency	0.01	0.01	0.01	0.01	MHz	
MMCM_F <sub>MAX_PSCLK</sub>	Maximum dynamic phase-shift clock frequency	550.00	500.00	450.00	450.00	MHz	
MMCM_F <sub>VCOMIN</sub>	Minimum MMCM VCO frequency	600.00	600.00	600.00	600.00	MHz	
MMCM_F <sub>VCOMAX</sub>	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	1200.00	MHz	



Table 34: MMCM Specification (Cont'd)

			Speed	Grade			
Symbol	Description		1.0V		0.9V	Units	
		-3	-2/-2L	-1	-2L		
MMCM_F <sub>BANDWIDTH</sub>	Low MMCM bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz	
	High MMCM bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz	
MMCM_T <sub>STATPHAOFFSET</sub>	Static phase offset of the MMCM outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns	
MMCM_T <sub>OUTJITTER</sub>	MMCM output jitter		1	Note 3	1	1	
MMCM_T <sub>OUTDUTY</sub>	MMCM output clock duty-cycle precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns	
MMCM_T <sub>LOCKMAX</sub>	MMCM maximum lock time	100.00	100.00	100.00	100.00	μs	
MMCM_F <sub>OUTMAX</sub>	MMCM maximum output frequency	800.00	800.00	800.00	800.00	MHz	
MMCM_F <sub>OUTMIN</sub>	MMCM minimum output frequency <sup>(5)(6)</sup>	4.69	4.69	4.69	4.69	MHz	
MMCM_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 2	20% of clock	k input perio	d or 1 ns M	lax	
MMCM_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns	
MMCM_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz	
MMCM_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	10.00	MHz	
MMCM_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle					
MMCM Switching Chara	acteristics Setup and Hold	1					
T <sub>MMCMDCK_PSEN</sub> / T <sub>MMCMCKD_PSEN</sub>	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns	
T <sub>MMCMDCK_PSINCDEC</sub> / T <sub>MMCMCKD_PSINCDEC</sub>	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns	
T <sub>MMCMCKO_PSDONE</sub>	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	0.78	ns	
Dynamic Reconfigurati	on Port (DRP) for MMCM Before and After DCLK	1	l .	II.	l .	·	
T <sub>MMCMDCK_DADDR</sub> / T <sub>MMCMCKD_DADDR</sub>	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min	
T <sub>MMCMDCK_DI</sub> / T <sub>MMCMCKD_DI</sub>	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min	
T <sub>MMCMDCK_DEN</sub> / T <sub>MMCMCKD_DEN</sub>	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min	
T <sub>MMCMDCK_DWE</sub> / T <sub>MMCMCKD_DWE</sub>	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min	
T <sub>MMCMCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.99	ns, Max	
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Ma	

- 1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any MMCM outputs with identical phase.
- 3. Values for this parameter are available in the Clocking Wizard. See <a href="http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm">http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm</a>.
- 4. Includes global clock buffer.
- 5. Calculated as  $F_{VCO}/128$  assuming output duty cycle is 50%.
- 6. When CLKOUT4\_CASCADE = TRUE, MMCM\_F<sub>OUTMIN</sub> is 0.036 MHz.



### **PLL Switching Characteristics**

Table 35: PLL Specification

PLL_F <sub>INMAX</sub> Maximum input clock frequency PLL_F <sub>INMIN</sub> Minimum input clock frequency PLL_F <sub>INJITTER</sub> Maximum input clock period jitter PLL_F <sub>INDUTY</sub> Allowable input duty cycle: 19—49 MHz Allowable input duty cycle: 50—199 MHz	<b>-3</b>	1.0V -2/-2L		0.9V	† 1	
PLL_F <sub>INDUTY</sub> Minimum input clock frequency  Maximum input clock period jitter  PLL_F <sub>INDUTY</sub> Allowable input duty cycle: 19—49 MHz		-2/-2L		0.97	Units	
PLL_F <sub>INDUTY</sub> Minimum input clock frequency  Maximum input clock period jitter  PLL_F <sub>INDUTY</sub> Allowable input duty cycle: 19—49 MHz	800.00	1	-1	-2L		
PLL_F <sub>INJITTER</sub> Maximum input clock period jitter  PLL_F <sub>INDUTY</sub> Allowable input duty cycle: 19—49 MHz		800.00	800.00	800.00	MHz	
PLL_F <sub>INDUTY</sub> Allowable input duty cycle: 19—49 MHz	19.00	19.00	19.00	19.00	MHz	
	< 2	0% of clock	input perio	d or 1 ns M	ax	
Allowable input duty cycle: 50—199 MHz	25	25	25	25	%	
	30	30	30	30	%	
Allowable input duty cycle: 200—399 MHz	35	35	35	35	%	
Allowable input duty cycle: 400—499 MHz	40	40	40	40	%	
Allowable input duty cycle: >500 MHz	45	45	45	45	%	
PLL_F <sub>VCOMIN</sub> Minimum PLL VCO frequency	800.00	800.00	800.00	800.00	MHz	
PLL_F <sub>VCOMAX</sub> Maximum PLL VCO frequency	2133.00	1866.00	1600.00	1600.00	MHz	
PLL_F <sub>BANDWIDTH</sub> Low PLL bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz	
High PLL bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz	
PLL_T <sub>STATPHAOFFSET</sub> Static phase offset of the PLL outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns	
PLL_T <sub>OUTJITTER</sub> PLL output jitter		Note 3				
PLL_T <sub>OUTDUTY</sub> PLL output clock duty-cycle precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns	
PLL_T <sub>LOCKMAX</sub> PLL maximum lock time	100.00	100.00	100.00	100.00	μs	
PLL_F <sub>OUTMAX</sub> PLL maximum output frequency	800.00	800.00	800.00	800.00	MHz	
PLL_F <sub>OUTMIN</sub> PLL minimum output frequency <sup>(5)</sup>	6.25	6.25	6.25	6.25	MHz	
PLL_T <sub>EXTFDVAR</sub> External clock feedback variation	< 2	0% of clock	input perio	d or 1 ns M	ax	
PLL_RST <sub>MINPULSE</sub> Minimum reset pulse width	5.00	5.00	5.00	5.00	ns	
PLL_F <sub>PFDMAX</sub> Maximum frequency at the phase frequency det	tector 550.00	500.00	450.00	450.00	MHz	
PLL_F <sub>PFDMIN</sub> Minimum frequency at the phase frequency dete	ector 19.00	19.00	19.00	19.00	MHz	
PLL_T <sub>FBDELAY</sub> Maximum delay in the feedback path		3 ns Max	or one CL	(IN cycle		
Dynamic Reconfiguration Port (DRP) for PLL Before and After DCL	.K					
T <sub>PLLDCK_DADDR</sub> / Setup and hold of D address T <sub>PLLCKD_DADDR</sub>	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min	
T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub> Setup and hold of D input	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min	
T <sub>PLLDCK_DEN</sub> / Setup and hold of D enable T <sub>PLLCKD_DEN</sub>	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min	
T <sub>PLLDCK_DWE</sub> / Setup and hold of D write enable T <sub>PLLCKD_DWE</sub>	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min	
T <sub>PLLCKO_DRDY</sub> CLK to out of DRDY	0.65	0.72	0.99	0.99	ns, Max	
F <sub>DCK</sub> DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max	

- 1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any PLL outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
   See <a href="http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm">http://www.xilinx.com/products/intellectual-property/clocking\_wizard.htm</a>.
- 4. Includes global clock buffer.
- 5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.



### **Device Pin-to-Pin Output Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

Symbol	Description	Device	Speed Grade				
				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capa	able Clock Input to Output Delay using Out	out Flip-Flop, Fast \$	Slew Rate,	without MM	CM/PLL.		
	Clock-capable clock input and OUTFF	XC7A100T	5.14	5.74	6.72	7.62	ns
	without MMCM/PLL (near clock region)	XC7A200T	5.47	6.11	7.16	8.08	ns

#### Notes:

Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

	Description	Device	Speed Grade					
Symbol				1.0V	0.9V	Units		
			-3	-2/-2L	-1	-2L		
SSTL15 Clock-Capa	able Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, ı	without MM	CM/PLL.			
T <sub>ICKOFFAR</sub> Clock-capable clock input and OUTFF without MMCM/PLL (far clock region)	XC7A100T	5.38	6.01	7.02	7.94	ns		
	XC7A200T	6.17	6.89	8.05	9.03	ns		

#### Notes:

Table 38: Clock-Capable Clock Input to Output Delay With MMCM

	Description	Device	Speed Grade					
Symbol				1.0V	0.9V	Units		
			-3	-2/-2L	-1	-2L	1	
SSTL15 Clock-Capa	able Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, ı	with MMCM	•			
IOIOI WIWIOWOO	Clock-capable clock input and OUTFF with MMCM	XC7A100T	1.00	1.00	1.00	1.79	ns	
		XC7A200T	1.01	1.02	1.04	1.84	ns	

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
  accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. MMCM output jitter is already included in the timing calculation.

<sup>1.</sup> Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all
accessible IOB and CLB flip-flops are clocked by the global clock net.



### Table 39: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade				
				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	1
SSTL15 Clock-Capa	able Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, ı	with PLL.			
T <sub>ICKOFPLLCC</sub> Clock-capable clock input and O with PLL	Clock-capable clock input and OUTFF	XC7A100T	0.82	0.82	0.82	1.40	ns
	with PLL	XC7A200T	0.81	0.81	0.81	1.45	ns

### Notes:

- Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. PLL output jitter is already included in the timing calculation.

### Table 40: Pin-to-Pin, Clock-to-Out using BUFIO

Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L	-			
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIO.									
T <sub>ICKOFCS</sub>	Clock to out of I/O clock	5.01	5.61	6.64	7.32	ns			



### **Device Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 41: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD DELAY on HR I/O Banks

	Description		Speed Grade					
Symbol		Device		1.0V	0.9V	Units		
			-3	-2/-2L	-1	-2L		
Input Setup and Hold	d Time Relative to Global Clock Input Sigr	nal for SSTL15	Standard.(1)	)				
T <sub>PSFD</sub> / T <sub>PHFD</sub>	global clock input and IFF(2) without	XC7A100T	2.69/-0.34	2.89/-0.34	3.34/-0.34	5.66/-0.51	ns	
		XC7A200T	3.03/-0.36	3.27/-0.36	3.79/–0.36	6.66/-0.55	ns	

#### Notes:

### Table 42: Clock-Capable Clock Input Setup and Hold With MMCM

	Description						
Symbol		Device	1.0V			0.9V	Units
			-3	-2/-2L	-1	-2L	
Input Setup and Hold	d Time Relative to Global Clock Input Sign	nal for SSTL15	Standard.(1)	)			
T <sub>PSMMCMCC</sub> / T <sub>PHMMCMCC</sub>	No delay clock-capable clock input and IFF <sup>(2)</sup> with MMCM	XC7A100T	2.47/-0.62	2.81/-0.62	3.36/-0.62	2.15/-0.48	ns
		XC7A200T	2.59/-0.63	2.95/-0.63	3.52/-0.63	2.32/-0.51	ns

#### Notes:

- Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

### Table 43: Clock-Capable Clock Input Setup and Hold With PLL

	Description						
Symbol		Device		1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
Input Setup and Hold	d Time Relative to Clock-Capable Clock Ir	nput Signal for	SSTL15 Sta	ndard. <sup>(1)</sup>			
T <sub>PSPLLCC</sub> / T <sub>PHPLLCC</sub>	No delay clock-capable clock input and IFF <sup>(2)</sup> with PLL	XC7A100T	2.78/-0.20	3.15/-0.20	3.78/-0.20	2.47/-0.59	ns
		XC7A200T	2.91/-0.21	3.29/-0.21	3.94/-0.21	2.64/-0.62	ns

- 1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.
- 2. IFF = Input flip-flop or latch
- 3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.

<sup>2.</sup> IFF = Input flip-flop or latch.



Table 44: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

		Speed Grade							
Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard.									
T <sub>PSCS</sub> /T <sub>PHCS</sub>	Setup and hold of I/O clock	-0.38/1.31	-0.38/1.46	-0.38/1.76	-0.16/1.89	ns			

Table 45: Sample Window

Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	
T <sub>SAMP</sub>	Sampling error at receiver pins <sup>(1)</sup>	0.59	0.64	0.70	0.70	ns
T <sub>SAMP_BUFIO</sub>	Sampling error at receiver pins using BUFIO <sup>(2)</sup>	0.35	0.40	0.46	0.46	ns

- 1. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution

These measurements do not include package or clock tree skew.

This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and
process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of
operation. These measurements do not include package or clock tree skew.

### **Additional Package Parameter Guidelines**

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

Table 46: Package Skew

Symbol	Description	Device	Package	Value	Units
T <sub>PKGSKEW</sub>	Package skew <sup>(1)</sup>	XC7A100T	CSG324	113	ps
			FTG256	120	ps
			FGG484	144	ps
			FGG676	153	ps
		XC7A200T	SBG484	111	ps
			FBG484	109	ps
			FBG676	121	ps
			FFG1156	151	ps

- 1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
- 2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.



## **GTP Transceiver Specifications**

### **GTP Transceiver DC Input and Output Levels**

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide for further details.

Table 47: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units		
DV <sub>PPOUT</sub>	Differential peak-to-peak output voltage (1)	Transmitter output swing is set to maximum setting	_	-	1000	mV		
V <sub>CMOUTDC</sub>	DC common mode output voltage	Equation based	,	mV				
R <sub>OUT</sub>	Differential output resistance		-	100	_	Ω		
V <sub>CMOUTAC</sub>	Common mode output voltage: AC coupled			1/2 V <sub>MGTAVTT</sub>				
<b>T</b>	Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages)			_	10	ps		
T <sub>OSKEW</sub>	Transmitter output pair (TXP and (FGG, FTG, CSG packages)	d TXN) intra-pair skew	_	_	12	ps		
DV <sub>PPIN</sub>	Differential peak-to-peak input voltage	External AC coupled	150	-	2000	mV		
V <sub>IN</sub>	Absolute input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	-200	_	V <sub>MGTAVTT</sub>	mV		
V <sub>CMIN</sub>	Common mode input voltage	DC coupled V <sub>MGTAVTT</sub> = 1.2V	_	2/3 V <sub>MGTAVTT</sub>	_	mV		
R <sub>IN</sub>	Differential input resistance	ferential input resistance		100	_	Ω		
C <sub>EXT</sub>	Recommended external AC coupling capacitor <sup>(2)</sup>			100	_	nF		

- The output swing and preemphasis levels are programmable using the attributes discussed in <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide and can result in values lower than reported in this table.
- 2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage



Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

Symbol	DC Parameter	Min	Тур	Max	Units
V <sub>IDIFF</sub>	Differential peak-to-peak input voltage	350	_	2000	mV
R <sub>IN</sub>	Differential input resistance	_	100	_	Ω
C <sub>EXT</sub>	Required external AC coupling capacitor	_	100	_	nF

### **GTP Transceiver Switching Characteristics**

Consult UG482: 7 Series FPGAs GTP Transceiver User Guide for further information.

Table 49: GTP Transceiver Performance

						Speed	Grade				
						0.9V					
		Output	-	3	-2/-	-2L	-	1	-2	2L	Ī
Symbol	Description	Divider				Packag	је Туре				Units
			FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	=
F <sub>GTPMAX</sub>	Maximum GTP transceiver of	data rate	6.6	5.4	6.6	5.4	3.75	3.75	3.75	3.75	Gb/s
F <sub>GTPMIN</sub>	Minimum GTP transceiver d	ata rate	0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s
		1	3.2-6.6		3.2-6.6		3.2–3.75		3.2–3.75		Gb/s
E .	PLL line rate range	2	1.6-	-3.3	1.6–3.3		1.6-	1.6–3.2		-3.2	Gb/s
F <sub>GTPRANGE</sub>	FLL line rate range	4	0.8-	-1.65	0.8-1.65		0.8-	-1.6	0.8-	-1.6	Gb/s
		8	0.5-	0.825	0.5-0.825		0.5-0.8		0.5-	-0.8	Gb/s
F <sub>GTPPLLRANGE</sub>	GTP transceiver PLL freque range	PLL frequency		1.6–3.3 1.6–3.3		-3.3	1.6–3.3		1.6–3.3		GHz

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	
F <sub>GTPDRPCLK</sub>	GTPDRPCLK maximum frequency	175	175	156	125	MHz

Table 51: GTP Transceiver Reference Clock Switching Characteristics

Cumbal	Description	Conditions	Al	- Units		
Symbol	Description	Conditions	Min	Тур	Max	Units
F <sub>GCLK</sub>	Reference clock frequency range		60	-	660	MHz
T <sub>RCLK</sub>	Reference clock rise time	20% - 80%	-	200	_	ps
T <sub>FCLK</sub>	Reference clock fall time	80% – 20%	_	200	_	ps
T <sub>DCREF</sub>	Reference clock duty cycle	Transceiver PLL only	40	_	60	%




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

Combal	Description	Description Conditions		All Speed Grades			
Symbol	ymbol Description Condition		Min	Тур	Max	Units	
T <sub>LOCK</sub>	Initial PLL lock		_	_	1	ms	
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	_	50,000	2.3 x10 <sup>6</sup>	UI	

Table 53: GTP Transceiver User Clock Switching Characteristics (1)

Symbol	Description	Conditions		1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz

1. Clocking must be implemented as described in <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide.



Table 54: GTP Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Тур	Max	Units
F <sub>GTPTX</sub>	Serial data rate range		0.500	_	F <sub>GTPMAX</sub>	Gb/s
T <sub>RTX</sub>	TX rise time	20%–80%	-	50	_	ps
T <sub>FTX</sub>	TX fall time	80%–20%	_	50	_	ps
T <sub>LLSKEW</sub>	TX lane-to-lane skew <sup>(1)</sup>		_	_	500	ps
V <sub>TXOOBVDPP</sub>	Electrical idle amplitude		_	_	20	mV
T <sub>TXOOBTRANSITION</sub>	Electrical idle transition time		_	_	140	ns
TJ <sub>6.6</sub>	Total Jitter <sup>(2)(3)</sup>	6.6 Gb/s	-	_	0.30	UI
DJ <sub>6.6</sub>	Deterministic Jitter <sup>(2)(3)</sup>	6.6 Gb/S	-	_	0.15	UI
TJ <sub>5.0</sub>	Total Jitter <sup>(2)(3)</sup>	5.0 Gb/s	-	_	0.30	UI
DJ <sub>5.0</sub>	Deterministic Jitter <sup>(2)(3)</sup>	5.0 Gb/s	-	_	0.15	UI
TJ <sub>4.25</sub>	Total Jitter <sup>(2)(3)</sup>	4.25 Gb/s	-	_	0.30	UI
DJ <sub>4.25</sub>	Deterministic Jitter <sup>(2)(3)</sup>	4.25 Gb/S	-	_	0.15	UI
TJ <sub>3.75</sub>	Total Jitter <sup>(2)(3)</sup>	3.75 Gb/s	-	_	0.30	UI
DJ <sub>3.75</sub>	Deterministic Jitter <sup>(2)(3)</sup>	3.75 Gb/S	-	_	0.15	UI
TJ <sub>3.2</sub>	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(4)</sup>	-	_	0.2	UI
DJ <sub>3.2</sub>	Deterministic Jitter <sup>(2)(3)</sup>	3.20 GD/S(*/	_	-	0.1	UI
TJ <sub>3.2L</sub>	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(5)</sup>	-	-	0.32	UI
DJ <sub>3.2L</sub>	Deterministic Jitter <sup>(2)(3)</sup>	3.20 Gb/S(0)	-	-	0.16	UI
TJ <sub>2.5</sub>	Total Jitter <sup>(2)(3)</sup>	2.5 Gb/s <sup>(6)</sup>	-	-	0.20	UI
DJ <sub>2.5</sub>	Deterministic Jitter <sup>(2)(3)</sup>	2.5 GD/S(°)	-	-	0.08	UI
TJ <sub>1.25</sub>	Total Jitter <sup>(2)(3)</sup>	1.25 Gb/s <sup>(7)</sup>	-	-	0.15	UI
DJ <sub>1.25</sub>	Deterministic Jitter <sup>(2)(3)</sup>	1.25 Gb/S(*)	_	-	0.06	UI
TJ <sub>500</sub>	Total Jitter <sup>(2)(3)</sup>	500 Mb/s	_	-	0.1	UI
DJ <sub>500</sub>	Deterministic Jitter <sup>(2)(3)</sup>	500 Mb/s	_	_	0.03	UI

- 1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
- 2. Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- 3. All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- 4. PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- 5. PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- 6. PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- 7. PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.



Table 55: GTP Transceiver Receiver Switching Characteristics

Description		Min	Тур	Max	Units
Serial data rate	RX oversampler not enabled	0.500	_	F <sub>GTPMAX</sub>	Gb/s
Time for RXELECIDLE to respond	d to loss or restoration of data	-	10	_	ns
OOB detect threshold peak-to-pea	ak	60	_	150	mV
Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	_	5000	ppm
Run length (CID)		-	_	512	UI
Data/REFCLK PPM offset toleran	ce	-1250	_	1250	ppm
		<u>,                                      </u>			
Sinusoidal Jitter(3)	6.6 Gb/s	0.44	_	_	UI
Sinusoidal Jitter(3)	5.0 Gb/s	0.44	_	_	UI
Sinusoidal Jitter <sup>(3)</sup>	4.25 Gb/s	0.44	_	_	UI
Sinusoidal Jitter(3)	3.75 Gb/s	0.44	_	_	UI
Sinusoidal Jitter(3)	3.2 Gb/s <sup>(4)</sup>	0.45	_	_	UI
Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	_	_	UI
Sinusoidal Jitter(3)	2.5 Gb/s <sup>(6)</sup>	0.5	_	_	UI
Sinusoidal Jitter <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	_	_	UI
Sinusoidal Jitter <sup>(3)</sup>	500 Mb/s	0.4	_	_	UI
Stressed Eye <sup>(2)</sup>				1	
Total litter with Streeged Fue(8)	3.2 Gb/s	0.70	-	_	UI
Total Jiller Willi Stressed Eye	6.6 Gb/s	0.70	_	_	UI
Sinusoidal Jitter with Stressed	3.2 Gb/s	0.1	_	_	UI
Eye <sup>(8)</sup>	6.6 Gb/s	0.1	_	_	UI
	Serial data rate  Time for RXELECIDLE to respond OOB detect threshold peak-to-pea Receiver spread-spectrum tracking(1) Run length (CID) Data/REFCLK PPM offset toleran  Sinusoidal Jitter(3)	Serial data rate  Time for RXELECIDLE to respond to loss or restoration of data  OOB detect threshold peak-to-peak  Receiver spread-spectrum tracking(1)  Run length (CID)  Data/REFCLK PPM offset tolerance  Sinusoidal Jitter(3)  Sinusoidal Jitter with Stressed Eye(8)  Sinusoidal Jitter with Stressed Eye(8)  Sinusoidal Jitter with Stressed  Sinusoidal Jitter with Stressed  Sinusoidal Jitter with Stressed  Sinusoidal Jitter with Stressed  Sinusoidal Jitter with Stressed	Serial data rate         RX oversampler not enabled         0.500           Time for RXELECIDLE to respond to loss or restoration of data         −           OOB detect threshold peak-to-peak         60           Receiver spread-spectrum tracking(¹¹)         Modulated @ 33 KHz         −5000           Run length (CID)         −         −           Data/REFCLK PPM offset tolerance         −1250           Sinusoidal Jitter(³)         6.6 Gb/s         0.44           Sinusoidal Jitter(³)         5.0 Gb/s         0.44           Sinusoidal Jitter(³)         3.75 Gb/s         0.44           Sinusoidal Jitter(³)         3.2 Gb/s(⁴)         0.45           Sinusoidal Jitter(³)         3.2 Gb/s(⁵)         0.45           Sinusoidal Jitter(³)         2.5 Gb/s(⁶)         0.5           Sinusoidal Jitter(³)         1.25 Gb/s(⁶)         0.5           Sinusoidal Jitter(³)         500 Mb/s         0.4           Stressed Eye(²)           Total Jitter with Stressed Eye(³)         3.2 Gb/s         0.70           Sinusoidal Jitter with Stressed         3.2 Gb/s         0.70           6.6 Gb/s         0.70           Sinusoidal Jitter with Stressed         3.2 Gb/s         0.1	Serial data rate         RX oversampler not enabled         0.500         —           Time for RXELECIDLE to respond to loss or restoration of data         —         10           OOB detect threshold peak-to-peak         60         —           Receiver spread-spectrum tracking(1)         Modulated @ 33 KHz         —5000         —           Run length (CID)         —         —         —           Data/REFCLK PPM offset tolerance         —1250         —           Sinusoidal Jitter(3)         5.0 Gb/s         0.44         —           Sinusoidal Jitter(3)         5.0 Gb/s         0.44         —           Sinusoidal Jitter(3)         3.75 Gb/s         0.44         —           Sinusoidal Jitter(3)         3.2 Gb/s(4)         0.45         —           Sinusoidal Jitter(3)         3.2 Gb/s(5)         0.45         —           Sinusoidal Jitter(3)         2.5 Gb/s(6)         0.5         —           Sinusoidal Jitter(3)         500 Mb/s         0.4         —           Stressed Eye(2)           Total Jitter with Stressed Eye(8)           3.2 Gb/s         0.70         —           6.6 Gb/s         0.70         —           6.6 Gb/s         0.70         — <td>Serial data rate         RX oversampler not enabled         0.500         −         F<sub>GTPMAX</sub>           Time for RXELECIDLE to respond to loss or restoration of data         −         10         −           OOB detect threshold peak-to-peak         60         −         150           Receiver spread-spectrum tracking(¹¹)         Modulated @ 33 KHz         −5000         −         5000           Run length (CID)         −         −         512         −         1250         −         1250           Sinusoidal Jitter(³)         6.6 Gb/s         0.44         −         −         −         512           Sinusoidal Jitter(³)         5.0 Gb/s         0.44         −         −         −           Sinusoidal Jitter(³)         4.25 Gb/s         0.44         −         −           Sinusoidal Jitter(³)         3.75 Gb/s         0.44         −         −           Sinusoidal Jitter(³)         3.2 Gb/s(³)         0.45         −         −           Sinusoidal Jitter(³)         3.2 Gb/s(°)         0.5         −         −           Sinusoidal Jitter(³)         1.25 Gb/s(°)         0.5         −         −           Sinusoidal Jitter(³)         500 Mb/s         0.4         −         −</td>	Serial data rate         RX oversampler not enabled         0.500         −         F <sub>GTPMAX</sub> Time for RXELECIDLE to respond to loss or restoration of data         −         10         −           OOB detect threshold peak-to-peak         60         −         150           Receiver spread-spectrum tracking(¹¹)         Modulated @ 33 KHz         −5000         −         5000           Run length (CID)         −         −         512         −         1250         −         1250           Sinusoidal Jitter(³)         6.6 Gb/s         0.44         −         −         −         512           Sinusoidal Jitter(³)         5.0 Gb/s         0.44         −         −         −           Sinusoidal Jitter(³)         4.25 Gb/s         0.44         −         −           Sinusoidal Jitter(³)         3.75 Gb/s         0.44         −         −           Sinusoidal Jitter(³)         3.2 Gb/s(³)         0.45         −         −           Sinusoidal Jitter(³)         3.2 Gb/s(°)         0.5         −         −           Sinusoidal Jitter(³)         1.25 Gb/s(°)         0.5         −         −           Sinusoidal Jitter(³)         500 Mb/s         0.4         −         −

- 1. Using RXOUT\_DIV = 1, 2, and 4.
- 2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- 3. The frequency of the injected sinusoidal jitter is 10 MHz.
- 4. PLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- 5. PLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- 6. PLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- 7. PLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- 8. Composite jitter.



### **GTP Transceiver Protocol Jitter Characteristics**

For Table 56 through Table 60, the <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide contains recommended settings for optimal usage of protocol specific characteristics.

Table 56: Gigabit Ethernet Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units		
Gigabit Ethernet Transmitter Jitter Generation						
Total transmitter jitter (T_TJ)	1250	-	0.24	UI		
Gigabit Ethernet Receiver High Frequenc	y Jitter Tolerance					
Total receiver jitter tolerance	1250	0.749	-	UI		

### Table 57: XAUI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
XAUI Transmitter Jitter Generation				
Total transmitter jitter (T_TJ)	3125	_	0.35	UI
XAUI Receiver High Frequency Jitter Tole	rance			
Total receiver jitter tolerance	3125	0.65	_	UI

### Table 58: PCI Express Protocol Characteristics(1)

Standard	Description	Min	Max	Units	
PCI Express Transmitter Ji	tter Generation				
PCI Express Gen 1	Total transmitter jitter	2500	_	0.25	UI
PCI Express Gen 2	Total transmitter jitter	5000	_	0.25	UI
PCI Express Receiver High	Frequency Jitter Tolerance				
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	_	UI
PCI Express Gen 2 <sup>(2)</sup>	Receiver inherent timing error	5000	0.40	_	UI
FOI Express Gen 2(-)	Receiver inherent deterministic timing error	3000	0.30	_	UI

#### Notes:

- 1. Tested per card electromechanical (CEM) methodology.
- 2. Using common REFCLK.

### Table 59: CEI-6G Protocol Characteristics

Description	Line Rate (Mb/s)	e (Mb/s) Interface		Max	Units
CEI-6G Transmitter Jitter Gene	eration				
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	-	0.3	UI
CEI-6G Receiver High Frequer	cy Jitter Tolerance				
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	-	UI

### Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.



Table 60: CPRI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation				
	614.4	_	0.35	UI
	1228.8	_	0.35	UI
Total transmittar iittar	2457.6	_	0.35	UI
Total transmitter jitter	3072.0	_	0.35	UI
	4915.2	-	0.3	UI
	6144.0	-	0.3	UI
CPRI Receiver Frequency Jitter Tolerance				
	614.4	0.65	_	UI
	1228.8	0.65	_	UI
Total receiver iitter telerence	2457.6	0.65	_	UI
Total receiver jitter tolerance	3072.0	0.65	_	UI
	4915.2 <sup>(1)</sup>	0.60	_	UI
	6144.0 <sup>(1)</sup>	0.60	_	UI

# Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at: http://www.xilinx.com/technology/protocols/pciexpress.htm

Table 61: Maximum Performance for PCI Express Designs

Symbol	Description	1.0V				Units
		-3	-2/-2L	-1	-2L	
F <sub>PIPECLK</sub>	Pipe clock maximum frequency	250.00	250.00	250.00	250.00	MHz
F <sub>USERCLK</sub>	User clock maximum frequency	250.00	250.00	250.00	250.00	MHz
F <sub>USERCLK2</sub>	User clock 2 maximum frequency	250.00	250.00	250.00	250.00	MHz
F <sub>DRPCLK</sub>	DRP clock maximum frequency	250.00	250.00	250.00	250.00	MHz

<sup>1.</sup> Tested to CEI-6G-SR.



# **XADC Specifications**

Table 62: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
$V_{CCADC} = 1.8V \pm 5\%, V_{REFP} = 1$	.25V, V <sub>REFN</sub>	= 0V, ADCCLK = 26 MHz, $T_j = -40$ °C to 100°C,	Typical va	lues at T	<sub>j</sub> =+40°C	
ADC Accuracy <sup>(1)</sup>						
Resolution			12	_	_	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		_	-	±2	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	_	1	±1	LSBs
Offset Error		Unipolar operation	_	1	±8	LSBs
		Bipolar operation	_	-	±4	LSBs
Gain Error		-1	_	-	±0.5	%
Offset Matching			_	-	4	LSBs
Gain Matching			_	-	0.3	%
Sample Rate			0.1	-	1	MS/s
Signal to Noise Ratio <sup>(2)</sup>	SNR	F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz	60	-	_	dB
RMS Code Noise		External 1.25V reference	_	-	2	LSBs
		On-chip reference	_	3	_	LSBs
Total Harmonic Distortion(2)	THD	F <sub>SAMPLE</sub> = 500KS/s, F <sub>IN</sub> = 20KHz	70	-	_	dB
ADC Accuracy at Extended To	emperatures	- · · · · · · · · · · · · · · · · · · ·				
Resolution			10	_	_	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		_	-	±1	LSB
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	_	-	±1	(at 10 bits)
Analog Inputs <sup>(3)</sup>						
ADC Input Ranges		Unipolar operation	0	_	1	V
		Bipolar operation	-0.5	-	+0.5	V
		Unipolar common mode range (FS input)	0		+0.5	V
		Bipolar common mode range (FS input)	+0.5	-	+0.6	V
Maximum External Channel Inpu	ut Ranges	Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels	-0.1	-	V <sub>CCADC</sub>	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	-	_	KHz
On-Chip Sensors						
Temperature Sensor Error		$T_i = -40$ °C to 100°C	_	_	±4	°C
		$T_j = -55^{\circ}\text{C to } +125^{\circ}\text{C}$	_	1	±6	°C
Supply Sensor Error		Measurement range of $V_{CCAUX}$ 1.8V ±5% $T_j = -40$ °C to +100°C	_	-	±1	%
		Measurement range of $V_{CCAUX}$ 1.8V ±5% $T_j = -55^{\circ}C$ to +125°C	_	-	±2	%
Conversion Rate <sup>(4)</sup>			1			
Conversion Time - Continuous	t <sub>CONV</sub>	Number of ADCCLK cycles	26	_	32	Cycles
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	-	_	21	Cycles
DRP Clock Frequency	DCLK	DRP clock frequency	8	_	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1		26	MHz



Table 62: XADC Specifications (Cont'd)

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
DCLK Duty Cycle			40	-	60	%
XADC Reference <sup>(5)</sup>						
External Reference	V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V
On-Chip Reference		Ground $V_{REFP}$ pin to AGND, $T_j = -40^{\circ}\text{C}$ to 100°C	1.2375	1.25	1.2625	V

- 1. Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- 2. Only specified for BitGen option XADCEnhancedLinearity = ON.
- 3. For a detailed description, see the ADC chapter in the 7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter (UG480).
- 4. For a detailed description, see the Timing chapter in the 7 Series FPGAs and Zynq-7000 AP SoC XADC Dual 12-Bit 1 MSPS Analog-to-Digital Converter (UG480).
- 5. Any variation in the reference voltage from the nominal V<sub>REFP</sub> = 1.25V and V<sub>REFN</sub> = 0V will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by ±4% is permitted. On-chip reference variation is ±1%.

### **Configuration Switching Characteristics**

Table 63: Configuration Switching Characteristics

Symbol	Description	1.0V			0.9V	Units	
		-3	-2/-2L	-1	-2L		
Power-up Timing	Characteristics						
T <sub>PL</sub> <sup>(1)</sup>	Program latency	5.00	5.00	5.00	5.00	ms, Max	
T <sub>POR</sub> <sup>(1)</sup>	Power-on reset (50 ms ramp rate time)	10/50	10/50	10/50	10/50	ms, Min/Max	
	Power-on reset (1 ms ramp rate time)	10/35	10/35	10/35	10/35	ms, Min/Max	
T <sub>PROGRAM</sub>	Program pulse width	250.00	250.00	250.00	250.00	ns, Min	
CCLK Output (Ma	ster Mode)		!		!	·	
T <sub>ICCK</sub>	Master CCLK output delay	150.00	150.00	150.00	150.00	ns, Min	
T <sub>MCCKL</sub>	Master CCLK clock Low time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max	
T <sub>MCCKH</sub>	Master CCLK clock High time duty cycle	40/60	40/60	40/60	40/60	%, Min/Max	
F <sub>MCCK</sub>	Master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max	
	Master CCLK frequency for AES encrypted x16	50.00	50.00	50.00	35.00	MHz, Max	
F <sub>MCCK_START</sub>	Master CCLK frequency at start of configuration	3.00	3.00	3.00	3.00	MHz, Typ	
F <sub>MCCKTOL</sub>	Frequency tolerance, master mode with respect to nominal CCLK	±50	±50	±50	±50	%, Max	
CCLK Input (Slav	e Modes)	I .	1	1	1		
T <sub>SCCKL</sub>	Slave CCLK clock minimum Low time	2.50	2.50	2.50	2.50	ns, Min	
T <sub>SCCKH</sub>	Slave CCLK clock minimum High time	2.50	2.50	2.50	2.50	ns, Min	
F <sub>SCCK</sub>	Slave CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max	
EMCCLK Input (M	laster Mode)	1	1	ı	1	'	
T <sub>EMCCKL</sub>	External master CCLK Low time	2.50	2.50	2.50	2.50	ns, Min	
T <sub>EMCCKH</sub>	External master CCLK High time	2.50	2.50	2.50	2.50	ns, Min	
F <sub>EMCCK</sub>	External master CCLK frequency	100.00	100.00	100.00	70.00	MHz, Max	



Table 63: Configuration Switching Characteristics (Cont'd)

	Description					
Symbol		1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
Internal Configuratio	n Access Port					
F <sub>ICAPCK</sub>	Internal configuration access port (ICAPE2) clock frequency	100.00	100.00	100.00	70.00	MHz, Max
Master/Slave Serial N	Mode Programming Switching	11	1	1	1	
T <sub>DCCK</sub> /T <sub>CCKD</sub>	DIN setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>CCO</sub>	DOUT clock to out	8.00	8.00	8.00	9.00	ns, Max
SelectMAP Mode Pro	gramming Switching					
T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>	D[31:00] setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>	CSI_B setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>SMWCCK</sub> /T <sub>SMCCKW</sub>	RDWR_B setup/hold	10.00/0.00	10.00/0.00	10.00/0.00	12.00/0.00	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 $\Omega$ pull-up resistor required)	7.00	7.00	7.00	8.00	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback	8.00	8.00	8.00	10.00	ns, Max
F <sub>RBCCK</sub>	Readback frequency	100.00	100.00	100.00	70.00	MHz, Max
Boundary-Scan Port	Timing Specifications					
T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>	TMS and TDI setup/hold	3.00/2.00	3.00/2.00	3.00/2.00	3.00/2.00	ns, Min
T <sub>TCKTDO</sub>	TCK falling edge to TDO output	7.00	7.00	7.00	8.50	ns, Max
F <sub>TCK</sub>	TCK frequency	66.00	66.00	66.00	50.00	MHz, Max
<b>BPI Flash Master Mo</b>	de Programming Switching					
T <sub>BPICCO</sub> <sup>(2)</sup>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	8.50	8.50	8.50	10.00	ns, Max
T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>	D[15:00] setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
SPI Flash Master Mo	de Programming Switching					
T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>	D[03:00] setup/hold	3.00/0.00	3.00/0.00	3.00/0.00	3.00/0.00	ns, Min
T <sub>SPICCM</sub>	MOSI clock to out	8.00	8.00	8.00	9.00	ns, Max
T <sub>SPICCFC</sub>	FCS_B clock to out	8.00	8.00	8.00	9.00	ns, Max

- 1. To support longer delays in configuration, use the design solutions described in <u>UG470</u>: 7 Series FPGA Configuration User Guide.
- 2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

# **eFUSE Programming Conditions**

Table 64 lists the programming conditions specifically for eFUSE. For more information, see <u>UG470</u>: 7 Series FPGA Configuration User Guide.

Table 64: eFUSE Programming Conditions(1)

Symbol	Description	Min	Тур	Max	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	_	_	115	mA
t j	Temperature range	15	_	125	°C

#### Notes:

1. The FPGA must not be configured during eFUSE programming.



# **Revision History**

The following table shows the revision history for this document:

Date	Version	Description
09/26/2011	1.0	Initial Xilinx release.
11/07/2011	1.1	Revised the V <sub>OCM</sub> specification in Table 11. Updated the AC Switching Characteristics based upon the ISE 13.3 software v1.02 speed specification throughout document including Table 12 and Table 13. Added MMCM_T <sub>FBDELAY</sub> while adding MMCM_ to the symbol names of a few specifications in Table 34 and PLL to the symbol names in Table 35. In Table 36 through Table 43, updated the pin-to-pin description with the SSTL15 standard. Updated units in Table 46.
02/13/2012	1.2	Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the AC Switching Characteristics based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade.  Updated summary description on page 1. In Table 2, revised V <sub>CCO</sub> for the 3.3V HR I/O banks and updated T <sub>j</sub> . Updated the notes in Table 5. Added MGTAVCC and MGTAVTT power supply ramp times to Table 7. Rearranged Table 8, added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added Table 9 and Table 10. Revised the specifications in Table 11. Revised V <sub>IN</sub> in Table 47. Updated the eFUSE Programming Conditions section and removed the endurance table. Added the table. Revised F <sub>TXIN</sub> and F <sub>RXIN</sub> in Table 53. Revised I <sub>CCADC</sub> and updated Note 1 in Table 62. Revised DDR LVDS transmitter data width in Table 63. Updated Note 1 in Table 33.
06/01/2012	1.3	Reorganized entire data sheet including adding Table 40 and Table 44. Updated $T_{SOL}$ in Table 1. Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to Table 3. Updated Power-On/Off Power Supply Sequencing section with regards to GTP transceivers. In Table 8, updated many parameters including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to Table 10. Updated $V_{OL}$ in Table 11. Updated Table 14 and removed notes 2 and 3. Updated Table 15. Updated the AC Switching Characteristics based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document. In Table 27, updated Reset Delays section including Note 10 and Note 11. In Table 53, replaced $F_{TXOUT}$ with $F_{GLK}$ . Updated many of the XADC specifications in Table 62 and added Note 2. Updated and moved $D_{YNAMIC}$ Reconfiguration Port (DRP) for MMCM Before and After DCLK section from Table 63 to Table 34 and Table 35.
09/20/2012	1.4	In Table 1, updated the descriptions, changed V <sub>IN</sub> and Note 2, and added Note 4. In Table 2, changed descriptions and notes. Updated parameters in Table 3. Added Table 4. Revised the Power-On/Off Power Supply Sequencing section. Updated standards and specifications in Table 8, Table 9, and Table 10. Removed the XC7A350T device from data sheet.  Updated the AC Switching Characteristics section to the ISE 14.2 speed specifications throughout the document. Updated the IOB Pad Input/Output/3-State discussion and changed Table 17 by adding T <sub>IOIBUFDISABLE</sub> . Removed many of the combinatorial delay specifications and T <sub>CINCK</sub> /T <sub>CKCIN</sub> from Table 24. Changed F <sub>PFDMAX</sub> conditions in Table 34 and Table 35. Updated the GTP Transceiver Specifications section, moved the GTP Transceiver DC characteristics section to the overall DC Characteristics section, and added the GTP Transceiver Protocol Jitter Characteristics section. In Table 62, updated Note 1. In Table 63, updated T <sub>POR</sub> .



Date	Version	Description
02/01/2013	1.5	Updated the AC Switching Characteristics based upon the 14.4/2012.4 device pack for ISE 14.4 and Vivado 2012.4, both at v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and v1.05 for the -2L (0.9V) speed specifications throughout the document. Production changes to Table 12 and Table 13 for -3, -2, -2L (1.0V), -1 speed specifications.
		Revised I <sub>DCIN</sub> and I <sub>DCOUT</sub> and added Note 5 in Table 1. Added Note 2 to Table 2. Updated Table 5. Added minimum current specifications to Table 6. Removed SSTL12 and HSTL_I_12 from Table 8. Removed DIFF_SSTL12 from Table 10. Updated Table 12. Added a 2:1 memory controller section to Table 15. Updated Note 1 in Table 31. Revised Table 33. Updated Note 1 and Note 2 in Table 46.
		Updated $D_{VPPIN}$ in Table 47. Updated $V_{IDIFF}$ in Table 48. Removed $T_{LOCK}$ and $T_{PHASE}$ and revised $F_{GCLK}$ in Table 51. Updated $T_{DLOCK}$ in Table 52. Updated Table 53. In Table 54, updated $T_{RTX}$ , $T_{FTX}$ , $V_{TXOOBVDPP}$ , and revised Note 1 through Note 7. In Table 55, updated $RX_{SST}$ and $RX_{PPMTOL}$ and revised Note 4 through Note 7. In Table 60, revised and added Note 1.
		Revised the maximum external channel input ranges in Table 62. In Table 63, revised F <sub>MCCK</sub> and added the Internal Configuration Access Port section.
04/17/2013	1.6	Updated the AC Switching Characteristics based upon v1.07 of the ISE 14.5 and Vivado 2013.1 for the -3, -2, -2L (1.0V), and -1 speed specifications, and v1.05 for the -2L (0.9V) speed specifications. Production changes to Table 12 and Table 13 for -2L (0.9V) speed specifications. In Table 1, revised V <sub>IN</sub> (I/O input voltage) to match values in Table 4 and combined Note 4 with old Note 5 and then added new Note 5. Revised V <sub>IN</sub> description, removed Note 10, and added Note 6 in Table 2. Updated first 3 rows in Table 4. Also revised PCl33_3 voltage minimum in Table 8 to match values in Table 1 and Table 4. Added Note 1 to Table 11. Removed Note 1 from Table 13. Updated Table 15 title. Throughout the data sheet (Table 25, Table 26, and Table 41) removed the obvious note "A Zero "0" Hold Time listing indicates no hold time or a negative hold time."

### **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <a href="http://www.xilinx.com/warranty.htm#critapps">http://www.xilinx.com/warranty.htm#critapps</a>.

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.