DFT_measures_for_testing LU.pptx [Read-Only] - PowerPoint

Li, Tony Tao -

SLIDE SHOW REVIEW VIEW FOXIT READER PDF

View Permission...

mission is currently restricted. Only specified users can access this content.

DESIGN


TRANSITIONS

ANIMATIONS

What is Latchup (CMOS)?

According to Wikipedia:

"A latch-up is a type of short circuit which can occur in an improperly designed integrated circuit (IC). More specifically, it is the inadvertent creation of a low-impedance path between the power supply rails of a MOSFET circuit, triggering a parasitic structure"






Fig: The Parasitic Thyristor

DATEL CONFIDENTIAL March 9, 2018

by Harshit Dhakad


Mobile and Communications Group

(integral

View Permission...




Internal LU



View Permission...





Li Tony Tao •

ermission is currently restricted. Only specified users can access this content.

DESIGN

TRANSITIONS

ANIMATIONS

What Causes Latchup?

- > Events during turning on and off (overshoot, undershoot)
- Interfering pulses
- Signal-reflection at mismatched interfaces
- Long metal lines work as inductances
- Improper power on sequencing (e.g. signals before supply turning on)
- SEL (high energy photons/a particles/cosmic rays)
- Transient spikes exceeding the bias voltage

INTEL CONFIDENTIAL March 9, 2018



REVIEW

DFT_measures_for_testing LU.pptx [Read-Only] - PowerPoint WHI FOXIT READER PDF

View Permission...

Why do we need to test for Latchup?

- Physical damage to the active components & IC interconnects
- Leads to very high power consumption
- External power supply may break down
- > Reliable operation of the IC & the system cannot be guaranteed

INTEL CONFIDENTIAL March 9, 2018

by Harshit Dhakad









ક

TRANSITIONS



Test: Setup & Waveforms



Mobile and Communications Group


March 9, 2018



■ NOTES

COMMENIS

10




Ē


≜ NOTES

COMMENTS

10

æ





Strategy for LU Test Mode

- Have a dedicated pin for power down mode/LU test mode
- > Provide a simple 0/1 to the pin to activate the LU test mode
- If not possible to have a dedicated pin simple / mode & tri-stating IO's complex vectoring is required for power down

INTEL CONFIDENTIAL March 9, 2018 by Harshit Dhakad

Mobile and Communications Group



Li, Torry Tao .

Issues for LU Testing

- Power down pin is often not available
- Vectoring is far too complex for the LU tester
- Other limitations for LU tester
- No feedback if the device is in the correct mode
- On chip LDOs complicate the situation
- Many IO pins do not go to tri-state
- > Large currents > 100mA on some supplies
- SiP with multiple dies & supply levels makes situation worse (e.g. XG726G (DBB + PMU + LP DRAM)

INTEL CONFIDENTIAL March 9, 2018 by Harshit Dhakad

TED STATES

ck to add notes

Mobile and Communications Group



Generated by

REVIEW DFT_measures_for_testing LU.pptx [Read-Only] - PowerPoint

FOXIT READER POF

Li Tony Tao .

S Permission is currently restricted. Only specified users can access this content.

View Permission...

NSERT DESIGN

TRANSITIONS

ANIMATIONS

SLIDE SHOW

LU Tester Limitations

- Only 5 supply channels available
- > No time dependant stepping (PMU => core)
- Vector file size limited to 256kb
- > No loops possible, no repetition factor in the vector file is allowed

> Only 1 level for a high can be supported for the vectors

Only one (internal) clock possible in tester from 1.2kHz useless) up to 20MHz with fixed values (special timing info

INTEL CONFIDENTIAL March 9, 2018 by Harshit Dhalcad

Mobile and Communications Group



Configuration of analog blocks

- All power supplies should be available
- All power switches (both VDD/VSS) should be conducting i.e. circuits should be supplied
- All analog IO/I/O pins should be tri-stated if possible. If not possible they have to be documented
- Analog blocks should have minimum activity to keep currents low enough to detect a LU event
- Pins which have to support current injections higher than JEDEC (100mA) have to be specified
- > Pins which should not be tested e.g. Coils with one end ground)have to be specified connected to GND or reference outputs e.g. VREF (cap to



DFT_measures_for_testing LU.pptx [Read-Only] - PowerPoint

Li Tony Tao .

sion is currently restricted. Only specified users can access this content.

ANIMATIONS

DESIGN

TRANSITIONS

SLIDE SHOW

REVIEW

View Permission... VIEW FOXIT READER PDF

Configuration of power supply pins

- > All power supplies should be available
- All power switches (both VDD/VSS) should be conducting i.e. circuits should be supplied
- > The voltage level at the supply during the I test should be the highest operating voltage (Vmax)

INTEL CONFIDENTIAL March 9, 2018

by Harshit Dhakad

Mobile and Communications Group



Permission is currently restricted. Only specified users can access this content.

- > LU testing & DF(LU)T is a very important part of IC design
- > Most of the LU testing issues can be overcome by synergy between designer engineer, DFT engineer, LU expert & the LU
- > "Prevention is better than cure"

test engineer

Future challenges: SiP with multiple dies (DBB, PMU, connectivity, memory...)

(intell

INTEL CONFIDENTIAL March 9, 2018 by Harshie Dhakad