# **SPECIFICATION**

Product Type : EPD

Description : Screen Size: 2.13"

Color: Black and White

Display Resolution: 250\*122

Issue Date : 2017.03.02



Waveshare Electronics 10F, International Science & Technology Building, Fuhong Rd, Futian District, Shenzhen, China



Version	Content	Date	Producer
1.0	New release	Jul.15.2014	
1.1	Update resolution	Jan.19.2015	
1.2	Update software setting	Mar.26.2015	
1.3	Add packing notes	May.18.2015	
2.0	Modify Reference Circuit	Mar.02.2017	

www.waveshare.com 2 / 28



# **CONTENTS**

1 General Description	5
2 Features	5
3 Application	5
4 Mechanical Specification	5
5 Mechanical Drawing of EPD Module	6
6 Input/Output Terminals	7
7 Functional Block Description	8
7.1 MCU Interface	8
7.1.1 MCU Interface Selection	8
7.1.2 MCU Serial Peripheral Interface(4-Wire SPI)	8
7.1.3 MCU Serial Peripheral Interface(3-Wire SPI)	9
7.2 RAM	10
7.3 Oscillator	10
7.4 Booster & Regulator	11
7.5 Panel Driving Waveform	12
7.6 Gate And Programmable Source Waveform	13
7.7 Waveform Look Up Table(LUT)	14
7.8 OTP	15
7.9 Temperature Searching Mechanism	17
7.10 Temperature Register Mapping	18
7.11 Panel Break Detection	18
8 Command Table	19
9 Command Description	26
9.1 Driver Output Control(01h)	26
9.2 Gate Scan Start Position(0Fh)	28
9.3 Data Entry Mode Setting(11h)	29
9.4 Set RAM X-Address Start/End Position(44h)	30
9.5 Set RAM X-Address Start/End Position(45h)	30



9.6 Set RAM Address Counter(4Eh-4Fh)	30
10 Typical Operating Sequence	31
10.1 N	21
10.1 Normal Display	
10.2 VCOM OTP Program	32
10.3 WS OTP Program	33
11 Absolute Maximum Rating	34
12 DC Characteristics	35
13 AC Characteristics	37
13.1 Oscillator Frequency	37
13.2 Interface Timing	38
13.3 Power Consumption	39
14 Reference Circuit	39
15 Typical Operating Sequence	42
15.1 Normal Operation Flow	42
15.2 Reference Program Code	43
16 Optical Characteristics	44
16.1 Specifications	44
16.2 Definition Of Contrast Ratio	
16.3 Reflection Ratio	45
16.4 Bi-stability	45
17 Handing Safety And Environment Requirements	
18 Reliability Test	47
19 Block Diagram	
20 Point And Line Standard	49



### 1. General Description

This display is an Active Matrix Electrophoretic Display(AMEPD), with interface and a reference system design. The 2.13" active area contains 122×250 pixels, and has 1-bit full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM. LUT, VCOM, and border are supplied with each panel.

#### 2. Features

122x250 pixels display

White reflectance above 35%

Contrast ratio above 8:1

Ultra wide viewing angle

Ultra low power consumption

Pure reflective mode

Bi-stable display

Commercial temperature range

Landscape, portrait modes

Hard-coat antiglare display surface

Ultra Low current deep sleep mode

On chip display RAM

Waveform stored in On-chip OTP

Serial peripheral interface available

On-chip oscillator

On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage

I<sup>2</sup>C signal master interface to read external temperature sensor

### 3. Application

Electronic Shelf Label System

### 4. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122(H)x250(V)	Pixel	
Active Area	23.71(H)×48.55(V)	mm	
Pixel Pitch	0.194 <b>×</b> 0.194	mm	
Pixel Configuration	Rectangle		
Outline Dimension	29.2(H)×59.2 (V) ×1.05(D)	mm	
Weight	3.5±0.5	g	

www.waveshare.com 5 / 28


已确认此版本的所有图纸


REV.:	DESCRIPTION	DATE
A0	初始版本	14.08.25

# FRONT VIEW

# SIDE VIEW

# **BOTTOM VIEW**






PIN	SIGNAL
1	NC
2	GDR
3	RESE
4	VGL
5	VGH
PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21	NC GDR RESE VGL VGH TSCL TSDA BS1 BUSY RES#
7	TSDA
8	BS1
9	BUSY
10	RES#
11	D/C#
12	CS#
13	D0
14	D/C# CS# D0 D1
15	VDDIO
16	VCI VSS VDD
17	VSS
18	VDD
19	VPP
20	VSH
21	PREVGH
22	VSH PREVGH VSL PREVGL VCOM
23	PREVGL
22 23 24	VCOM

#### NOTES:

- 1. DISPALY MODE 2. 13" ARREY FOR EPD;
- 2. DRIVE IC:
- 3. RESOLUTION: 250 gate X 122 source:
- 4. pixel size: 0. 1942mm X 0. 1943mm;
- 5. Unspecified Tolerance: ±0. 20;
- 6. Material conform to the ROHS standard



"A" (2:1)		١	1	(2	Δ"	"	

# WAVESHARE CO., LTD

ALL UNITS: mm	DATE	MODEL NUMBER :	4 1	SHEET: 1
DWN: W.R.P	14.08.25		<del>(Ф) [ </del>	SHEET. I
CHK: W.A.M		CUSTOMER NO.:	\Psi \ \	DATE: 14.08.31
APP: J.Y.C		P/N	PROJECTION	DATE: 14.08.51



# 6. Input/Output Terminals

Pin#	Туре	Single	Description	Remark
1		NC	No connection and do not connect with other NC pins	Keep Open
2	О	GDR	N-Channel MOSFET Gate Drive Control	
3	О	RESE	Current Sense Input for the Control Loop	
4	С	VGL Negative Gate driving voltage		
5	С	VGH	Positive Gate driving voltage	
6	-	NC	No connection and do not connect with other NC pins	
7	О	TOUT1	Serial data pin for panel break detection	
8	I	BS1	Bus selection pin	Note 6-5
9	О	BUSY	Busy state output pin	Note 6-4
10	I	RES#	Reset	Note 6-3
11	I	D/C #	Data /Command control pin	Note 6-2
12	I	CS#	Chip Select input pin	Note 6-1
13	I/O	D0 (SCLK)	serial clock pin (SPI)	
14	I/O	D1 (SDIN)	serial data pin (SPI)	
15	I	VDDIO	Power for interface logic pins	
16	I	VCI	Power Supply pin for the chip	
17		VSS	Ground	
18	C	VDD	Core logic power pin	
19	C	VPP	Power Supply for OTP Programming	
20	C	VSH	Positive Source driving voltage	
21	C	PREVGH	Positive Gate driving voltage	
22	C	VSL	Negative Source driving voltage	
23	C	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	C	VCOM	VCOM driving voltage	

www.waveshare.com 7 / 28



Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 6-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is Low the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin Low when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

#### 7. MCU Interface

#### 7.1 MCU interface selection

The IL3895 can support 3-wire/4 serial peripheral interface. In the IL3895, the MCU interface is pin selectable by BS1 pins shown in.

Table 7-1: MCU interface selection

BS1	MPU Interface				
L	4-lines serial peripheral interface (SPI)				
Н	3-lines serial peripheral interface (SPI) - 9 bits SPI				

www.waveshare.com 8 / 28



### 7.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCLK, serial data SDIN, D/C# and CS#. In SPI mode, D0 acts as SCLK and D1 acts as SDIN. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-1 and the write procedure 4-wire SPI is shown in 错误! 未找到引用源。


Table 7-1: Control pins status of 4-wire SPI

Function	D0 (SCLK) pin	D1 (SDIN) pin	D/C# pin	CS# pin
Write command	<b>↑</b>	Command bit	L	L
Write data	<b>↑</b>	Data bit	Н	L

#### Note:

- (1) L is connected to  $V_{SS}$  and H is connected to  $V_{DDIO}$
- (2) ↑ stands for rising edge of signal
- (3) SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.

Figure 7-1: Write procedure in 4-wire SPI



www.waveshare.com 9 / 28



### 7.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCLK, serial data SDIN and CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-2.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Figure 7-2 shows the write procedure in 3-wire SPI


Table 7-2: Control pins status of 3-wire SPI

Function	SCLK pin	SDIN pin	D/C# pin	CS# pin
Write command	<b>↑</b>	Command bit	Tie LOW	L
Write data	<b>↑</b>	Data bit	Tie LOW	L

#### Note:

- (1)L is connected to  $V_{SS}$  and H is connected to  $V_{DDIO}$
- (2)↑ stands for rising edge of signal

Figure 7-2: Write procedure in 3-wire SPI



www.waveshare.com 10 / 28



#### 8. Temperature Register Mapping

1. If the Temperature value MSByte bit D11 = 0, then

The temperature is positive and value (DegC) = + (Temperature value) / 16

2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) =  $\sim$  (2's complement of Temperature value) / 16

12-bit binary (2's complement)	Hexadecimal Value	Decimal Value	Value [DegC]
0111 1111 0000	7F0	2032	127
0111 1110 1110	7EE	2030	126.875
0111 1110 0010	7E2	2018	126.125
0111 1101 0000	7D0	2000	125
0001 1001 0000	190	400	25
0000 0000 0010	002	2	0.125
0000 0000 0000	000	0	0
1111 1111 1110	FFE	-2	-0.125
1110 0111 0000	E70	-400	-25
1100 1001 0010	C92	-878	-54.875
1100 1001 0000	C90	-880	-55

#### 9. Panel Break Detection

The panel break detection function is used to detect the breakage at panel edge. When the panel break detection command is issued, the panel break detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of panel break.

www.waveshare.com 11 / 28



# 10. COMMAND TABLE

R/W#	D/C#	Hex	<b>D7</b>	D6	D5	D4	D3	D2	D1	<b>D</b> 0	Command	Description
0	0	01	0	0	0	0	0	0	0	1	Driver Output	Set the number of gate. Setting for 232 gates
0	1	-	<b>A</b> 7	<b>A</b> 6	<b>A</b> 5	A4	<b>A</b> 3	A2	Aı	A <sub>0</sub>	Control	is:
0	1	-	0	0	0	0	0	B2	Bı	B <sub>0</sub>		Set A[7:0] = F9h Set B[7:0] = 00h
0	0	03	0	0	0	0	0	0	1	1	Gate Driving	Set Gate driving voltage.
0	1	-	0	0	0	A4	<b>A</b> 3	A2	A <sub>1</sub>	A <sub>0</sub>	Voltage	A[4:0] = 10h [POR], VGH at 22V
0	1	-	0	0	0	0	B3	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Control	B[3:0] = 0Ah [POR], VGL at -20V
0	0	04	0	0	0	0	0	1	0	0	Source	Set Source output voltage.
0	1	-	0	0	0	A4	A3	A2	A1	A0	Driving voltage Control	A[4:0] = 19h [POR], VSH/VSL at +/-15V
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control
0	1	-	0	0	0	0	0	0	0	A <sub>0</sub>	Mode	A[0] Description
												0 Normal Mode [POR]
												1 Enter Deep Sleep Mode
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence.
0		-	0	0	0	0	0	A2	Aı	Ao	mode setting	A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address.  00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 - Y increment, X decrement, 11 - Y increment, X increment [POR]  A[2] = AM Set the direction in which the address counter is updated automatically after data is written to the RAM. When AM= 0, the address counter is updated in the X direction. [POR] When AM = 1, the address counter is updated in the Y direction.  Remark: More information in section 6.1
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode Note: RAM are unaffected by this commad.
0	0	1A	0	0	0	1	1	0	1	0	Temperature	Write to temperature register.
0	1	-	A7	A <sub>6</sub>	A5	A4	A3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Sensor	A[7:0] – MSByte 01111111[POR]
0	1	-	B7	B6	B <sub>5</sub>	B <sub>4</sub>	0	0	0	0	Control	B[7:0] – LSByte 11110000[POR]
											(Write to temperature register)	Remark: More information in section 6.2.
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence.  The Display Update Sequence Option is located at R22h  User should not interrupt this operation to avoid corruption of panel images.

www.waveshare.com 12 / 28



R/W#	D/C#	Hex	<b>D7</b>	D6	D5	<b>D4</b>	D3	D2	D1	D0	Command	Description		
0	0	21	0	0	1	0	0	0	0	1	Display	Option for Display Update		
0	1	-	A7	A6	As	A4	A <sub>3</sub>	A2	Aı	Ao	Update Control 1	Bypass Option used for Pattern Display, which is used for display the RAM content into the Display  OLD RAM Bypass option A [7] A[7] = 1: Enable bypass A[7] = 0: Disable bypass [POR]  A[4] value will be used as New RAM for bypass. A[4] = 0 [POR]  A[1:0] Initial Update Option - Source Control		
													SB S1	
0	0	22	0	0	1	0	0	0	1	0	Display	Display Update Sequence Option:	•	
0	1	-	<b>A</b> 7	<b>A</b> 6	<b>A</b> 5	A4	<b>A</b> 3	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Update	Enable the stage for Master Activation		
											Control 2		arameter in Hex)	
												Enable Clock Signal, Then Enable Analog Then Load LUT Then INIITIAL DISPLAY Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	FF [POR]	
												Setting for LUT from OTP Enable Clock Signal, Then Enable Analog Then Load LUT Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	D7	
												Setting for LUT from MCU Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	C7	
0	0	23	0	0	1	0	0	0	1	1	Panel Break Detection	After this command is issued, panel break detection will start. The status can be checked by Command 2Fh. During detection, BUSY pad will output high. The command required CLKEN=1.		
0	0	24	0	0	1	0	0	1	0	0	Write RAM	After this command, data entries will be written into the RAM until another command is written.  Address pointers will advance accordingly.		

www.waveshare.com 13 / 28



R/W#	D/C#	Hex	<b>D7</b>	D6	D5	<b>D4</b>	D3	D2	D1	<b>D</b> 0	Command		Deser	ription		
0	0	2C	0	0	1	0	1	0	1	1	Write VCOM	Write VCO	M register from I		face	
0	1	-	A7	A6	<b>A</b> 5	A4	<b>A</b> 3	A2	Aı	A <sub>0</sub>	register	A[7:0]	VCOM (V)	A[7:0]	VCOM	<b>I</b> (V)
												0Fh	-0.2	5Ah	-1.7	7
												14h	-0.3	5Fh	-1.8	8
												19h	-0.4	64h	-1.9	9
												1Eh	-0.5	69h	-2	
												23h	-0.6	6Eh	-2.1	1
												28h	-0.7	73h	-2.2	2
												2Dh	-0.8	78h	-2.3	3
												32h	-0.9	7Dh	-2.4	4
												37h	-1	82h	-2.5	5
												3Ch	-1.1	87h	-2.0	5
												41h	-1.2	8Ch	-2.7	7
												46h	-1.3	91h	-2.8	8
												4Bh	-1.4	96h	-2.9	9
												50h	-1.5	9Bh	-3	
												55h	-1.6			
0	0	2F	0	0	1	0	1	0	0	1	Status Bit Read	A[3] : Pane	l-Break flag (PO	R=0)		
1	1	-	0	0	0	0	<b>A</b> 3	0	A1	A <sub>0</sub>		0:Normal				
												1:Broken A[1:0] : Ch	ip ID (POR=01)			
0	0	32	0	0	1	1	0	0	1	0	Write LUT	Write LUT	register from MO	CU interfac	ce [30	
0	1	-	A7 B7	A6 B6	A5 B5	A4 B4	<b>A</b> 3	A2 B2	A <sub>1</sub>	Ao Bo	register	bytes] (excluding	the VSH/VSL an	d Dummy	bit)	
0	1	-	:	:	:	:	:	:	:	:		(enerading	ine vola volum	.u 2 u	010)	
0	1	-									0 . 1 . 1	0 - 1 4 [7:0]	0.01			
0	0	3A	0	0 A6	1 A5	1 A4	1 A3	0 A2	1 A1	0 Ao	Set dummy line period	Set A[7:0]	= Ubn			
0	0	3B	0	0	1	1	1	0	1	1	Set Gate line	Set A[3:0]	= 0Bh			
0	0	- 3C	0	0	0	0	A3	A2	A <sub>1</sub>	A <sub>0</sub>	width Border	Salact bord	er waveform for	VRD		
0	1	-	A7	A6	A5	A4	0	0	A1	A0	Waveform		ow Source at Initi			
											Control	Display	OD1			
												A [7]=0: [P A [7]=1: Fo	ORJ ollow Source at Ir	nitial Upda	ite	
												Display for	VBD, A [6:0] se	tting are		
												being overr STAGE.	idden at Initial D	isplay		
												A [6] Sele	ct GS Transition/	Fix Level		
												for VBD A [6]=0: Se	elect GS Transitio	on A[3:0] f	or	
												VBD				
												A [6]=1: Se for VBD [P	elect FIX level Se	etting A[5:4	4]	
												A [5:4] Fix	Level Setting for	r VBD		
												A[5:4]	VBD level			
												00	VSS VSH		$\dashv$	
												10	VSL		1	
												11[POR]	HiZ			
												A [1:0] GS	transition setting	for VBD		
												(Select way	eform like data A		ata	
												A[1:0])				
												A[1:0]	GSC		GSD	
	1			1	1				1			01[POR	R] GS0		GS1	

www.waveshare.com 14 / 28



R/W#	D/C#	Hex	<b>D7</b>	D6	<b>D</b> 5	D4	D3	D2	D1	<b>D</b> 0	Command	Description
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the
0	1	-	0	0	0	A4	<b>A</b> 3	A2	<b>A</b> 1	<b>A</b> 0	address	window address in the X direction by an
0	1	-	0	0	0	B4	В3	B2	B1	B <sub>0</sub>	Start / End	address unit
											position	A[4:0]: X-Start, POR = $00h$
												B[4:0]: X-End, POR = 12h
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-	Specify the start/end positions of the
0	1	-	A7	<b>A</b> 6	A5	A4	<b>A</b> 3	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>	address	window address in the Y direction by an
0	1	-	<b>B</b> 7	B6	B5	B4	В3	B <sub>2</sub>	<b>B</b> 1	B <sub>0</sub>	Start / End	address unit
											position	A[7:0]: Y-Start, POR = $00h$
												B[7:0]: Y-End, POR = F9h
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X -	Make initial settings for the RAM X address in the
0	1	-	0	0	0	A4	<b>A</b> 3	A <sub>2</sub>	<b>A</b> 1	A <sub>0</sub>	address	address counter (AC) A[4:0]: POR is 00h
											counter	
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y -	Make initial settings for the RAM Y address in the
0	1	-	<b>A</b> 7	A6	A5	A4	<b>A</b> 3	A2	A <sub>1</sub>	A <sub>0</sub>	address	address counter (AC) A[7:0] : POR is 00h
											counter	

www.waveshare.com 15 / 28



#### 11. ABSOLUTE MAXIMUM RATING

**Table 11-1: Maximum Ratings** 

Symbol	Parameter	Rating	Unit
$V_{CI}$	Logic supply voltage	-0.5 to +4.0	V
$V_{\rm IN}$	Logic Input voltage	-0.5 to V <sub>DDIO</sub> +0.5	V
$V_{OUT}$	Logic Output voltage	-0.5 to V <sub>DDIO</sub> +0.5	V
$T_{OPR}$	Operation temperature range	0 to 40	°C
$T_{STG}$	Storage temperature range	-10 to 50	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that VCI be constrained to the range VSS < VCI. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g., either VSS or VDDIO). Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

www.waveshare.com 16 / 28



### 12.DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.0V,  $T_{OPR}$ =25°C.

#### **Table 12-1: DC Characteristics**

Symbol	Parameter	Test Condition	Applicable pin	Min.	Тур.	Max.	Unit
V <sub>CI</sub>	VCI operation voltage		VCI	2.4	3.0	3.7	V
V <sub>IH</sub>	High level input voltage		D1 (SDIN), D0	0.8V <sub>DDIO</sub>			V
V <sub>IL</sub>	Low level input voltage		(SCLK), CS#, D/C#, RES#, BS1			0.2V <sub>DDIO</sub>	V
V <sub>OH</sub>	High level output voltage	IOH = -100uA	BUSY, TOUT1	$0.9V_{DDIO}$			V
V <sub>OL</sub>	Low level output voltage	IOL = 100uA				0.1V <sub>DDIO</sub>	V

www.waveshare.com 17 / 28




# 13. Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.4V to 3.7V,  $T_{OPR}$ =25°C

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>cycle</sub>	Clock Cycle Time	250	-	-	ns
tas	Address Setup Time	150	-	-	ns
t <sub>AH</sub>	Address Hold Time	150	-	-	ns
tcss	Chip Select Setup Time	120	-	-	ns
tcsн	Chip Select Hold Time	60	-	-	ns
t <sub>DSW</sub>	Write Data Setup Time	50	-	-	ns
t <sub>DHW</sub>	Write Data Hold Time	15	-	-	ns
tclkL	Clock Low Time	100	-	-	ns
t <sub>CLKH</sub>	Clock High Time	100	-	-	ns
tr	Rise Time [20% ~ 80%]	ı	-	15	ns
$t_{F}$	Fall Time [20% ~ 80%]	-	-	15	ns

Figure 13-1 : Serial peripheral interface characteristics




www.waveshare.com 18 / 28



13.3 Power Consumption

Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	-	26.4	40	mW	-
Power consumption in standby mode	-	-	-	0.017	mW	-


#### 14. Reference Circuit



**Figure . 14-1** 

www.waveshare.com






**Figure . 14-3** 

www.waveshare.com 20 / 28



# 15. Typical Operating Sequence

### **15.1 Normal Operation Flow**



www.waveshare.com 21 / 28



### 16. Optical characteristics

#### 16.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25℃

SYMBOL	PARAMETE R	CONDITI ONS	MIN	ТҮРЕ	MAX	UNIT	Note
R	Reflectance	White	30	34	-	%	Note 17-1
Gn	2Grey Level	-	-	$DS+(WS-DS) \times (m-1)$	-	L*	-
CR	Contrast Ratio	indoor	7		-	-	-
Tupdate	Update time	25℃	1	680ms	-	sec	-
Panel's life		0℃40℃		1000000 times or 5 years			Note 17-2

WS: White state, DS: Dark state

Gray state from Dark to White: DS, WS

m:2

Note 17-1: Luminance meter: Eye - One Pro Spectrophotometer


Note 17-2 :When work in temperature below 0 degree or above 40 degree , we do not recommend because the panel's life will not be guaranteed

#### 16.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)():

R1: white reflectance Rd: dark reflectance

CR = R1/Rd



www.waveshare.com 22 / 28




#### 16.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance \; Factor_{\; white \; board} \qquad x \; (L_{\; center} \, / \, L_{\; white \; board} \; )$ 

 $L_{\text{center}}$  is the luminance measured at center in a white area (R=G=B=1) .  $L_{\text{white board}}$  is the luminance of a standard white board . Both are measured with equivalent illumination source . The viewing angle shall be no more than 2 degrees .



#### 16.4 Bi-stability

The Bi-stability standard as follows:

Bi-stability		Result	
		AVG	MAX
24 hours	White state △L*	-	3
Luminance drift	Black state △L*	-	3

www.waveshare.com 23 / 28



### 17. HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

#### **CAUTION**

The display module should not be exposed to harmful gases , such as acid and alkali gases , which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

Observe general precautions that are common to handling delicate electronic components . The glass can break and front surfaces can easily be damaged . Moreover the display is sensitive to static electricity and other rough environmental conditions.

	Data sheet status								
Product specification	The data sheet contains final product specifications.								
	Limiting values								
of the limiting values may ca at these or any other condi-	Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.								
	Application information								
Where application informati	Where application information is given, it is advisory and dose not form part of the specification.								
Product Environmental certification									
ROHS									

www.waveshare.com 24 / 28



# 18. Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	$T = 50^{\circ}\text{C},30\% \text{ for } 240 \text{ hrs}$	IEC 60 068-2-2Bp	
2	Low-Temperature Operation	T = 0°Cfor 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	$T = +70^{\circ}$ Ç 23% for 240 hrs  Test in white pattern	IEC 60 068-2-2Bp	
4	Low-Temperature Storage	T = -25°Cfor 240 hrs Test in white pattern	IEC 60 068-2-2Ab	
5	High Temperature, High- Humidity Operation	T=+40°ÇRH=90% for 240hrs	IEC 60 068-2-3CA	
6	High Temperature, High- Humidity Storage	T=+60°CRH=80% for 240hrs Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	[-25 °C30mins]→ [+70 °C30mins]  ,1000cycles Test in white pattern	IEC 60 068-2-14NB	


Actual EMC level to be measured on customer application.

Note : The protective film must be removed before temperature test. \\

www.waveshare.com 25 / 28



# 19. Block Diagram



www.waveshare.com 26 / 28




# 20. Point and line standard

	Sh	ipment Inseption Star	dard				
	Equipment:	Electrical test fixtu	re, Point gauge				
Outline demension: $36.7(H) \times 79.0(V) \times 1.05(D)$				Unit: mm			
T	Temperature	Humidity	Illuminance	Distance	Time	Angle	
Environment	19℃~25℃	40%~55%RH	700~1000Lux	200~400 mm	35Sec		
	Defet type	Inspection	Standard		Part-A		
	dead/		D≤0.2 mm		Ignore		
	switch point	Electric Display	0.2 mm < D≤0.4 mm		N≤3		
	(point overproof)		D>0.4 mm		Not Allow		
	2.line (no switch)	Electric Display	L≤0.5mm, to point to determine				
			L≤4W, to point to determine				
	3.line	Electric Display	Ignore in gray scale viewing				
	(Switching line)		In Blak&white viewing Follow Non-Switching Criteria				
appearance standard	4.Display unwork	Electric Display	Not Allow				
	5.Display error	Electric Display	Not Allow				
	6.warping	Vsual	T<0.5mm, Ignore;				
	7.Protector hurt	Vsual	L≤2 mm, W≤0.05 mm, Ignore;				
			0.05mm <w≤0.1mm, l≤4mm,="" n≤2<="" td=""></w≤0.1mm,>				
			L>4 mm, W>0.1 mm, Not Allow;				
	8.PS Bubble	Vsual	D≤0.20mm, Ignore;				
			0.2mm≤D<0.35mm & N≤2				
			D>0.35 mm, Not Allow;				
	9.Packing	Vsual	cannot be dirty and breakdown;must be marked and identified				
	1.Cannot be defect&failure cause by appearence defect;						
Remark	2.Cannot be larger size cause by appearence defect;						

www.waveshare.com 27 / 28





Edition	Content	Date		
1	New edition	Sep.26.2014		

www.waveshare.com 28 / 28