

OLD Hw #8 Brian Faure 150003563

#1) Det T_{po} for the following...

a.) S_0 Read Backwards \rightarrow XOR & AND & Inv. & NOR

$$30 + 20 + 10 + 10 = 50 + 20 = \boxed{70 \text{ ns Delay for } S_0}$$

30ns 20ns 10ns 10ns

b.) S_1 XOR, AND, OR, Inv., NAND

$$30 + 20 + 20 + 10 + 10 = 50 + 40 = \boxed{90 \text{ ns for } S_1}$$

c.) S_2 XOR, AND, OR, Inv., NAND

$$30 + 20 + 20 + 10 + 10 = \boxed{90 \text{ ns for } S_2}$$

d.) S_3 XOR, AND, OR, Inv., Inv.

$$30 + 20 + 20 + 10 + 10 = \boxed{90 \text{ ns for } S_3}$$

e.) C_4 AND, OR, Inv., Inv.

$$20 + 20 + 10 + 10 = \boxed{60 \text{ ns Delay for } C_4}$$

#2) Draw Logic Circuit for the following...


$$C_1 = g_0 + (p_0 C_0)$$

$$C_2 = g_1 + (p_1 g_0) + (p_1 p_0 C_0)$$

$$C_3 = g_2 + (p_2 g_1) + (p_2 p_1 g_0) + (p_2 p_1 p_0 C_0)$$

$$C_4 = g_3 + (p_3 g_2) + (p_3 p_2 g_1) + (p_3 p_2 p_1 g_0) + (p_3 p_2 p_1 p_0 C_0)$$

P₅Z



Pg 3

#3) Determine T_{PD} for circuit designed in problem #2

- Inv, NAND, NOR = 10ns
- AND, OR = 20ns
- XOR = 30ns

a.) $S_0 \rightarrow$ XOR, AND, Inv., NOR
 $30 + 20 + 10 + 10 = \boxed{70 \text{ ns Delay for } S_0}$

b.) $S_1 \rightarrow$ XOR, OR, AND, Inv, Inv
 $30 + 20 + 20 + 10 + 10 = \boxed{90 \text{ ns Delay } S_1}$

c.) $S_2 \rightarrow$ XOR, OR, AND, Inv, Inv
 $30 + 20 + 20 + 10 + 10 = \boxed{90 \text{ ns } S_2}$


d.) $S_3 \rightarrow$ XOR, OR, AND, Inv, Inv
 $30 + 20 + 20 + 10 + 10 = \boxed{90 \text{ ns } S_3}$

e.) $C_4 \rightarrow$ OR, AND, Inv, Inv
 $20 + 20 + 10 + 10 = \boxed{60 \text{ ns for } C_4}$

#4) Textbook Problems:

[6.68]

A	B	S	Z
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




Q4


($S=0, Z=B$ $S=1, Z=A$)

$S \backslash A \ B$	00	01	11	10
0	0	1	1	0
1	0	0	1	1

$Z = BS' + AS$



[6.69] Logic function for following diagram



When $B=0$, 2nd transmission gate is flowing and $Z=A$

When $B=1$, 1st transmission gate is flowing and $Z=A'$

A	B	Z
0	0	0
0	1	1
1	0	1
1	1	0

$B=0, Z=A$
 $B=1, Z=A'$



$$A \oplus B$$

[6.82] 2^n inputs $\rightarrow 2^n - 1$ XOR gates

- Say there are four inputs A, B, C, D

STRUCTURE A

STRUCTURE B



- The minimum delay is with structure A (left) because its inputs are balanced so there are only 2 or $n/2$ XOR gate delays
- The maximum delay is with structure B (right) and it has 3 XOR gate delays ($n-1$)
- The benefit to structure B is that its inputs could be arranged to each arrive one XOR gate delay apart so that after the D input arrived there would only be one XOR delay.

[6.100] Logic Expression for $S_3 \dots$

$$g_i = x_i y_i \quad p_i = x_i + y_i$$

$$\rightarrow (B_3 \cdot A_3)' (B_3 + A_3) \oplus C_3$$

$$C_3 = p_2 \cdot (g_2 + p_1) \cdot (g_2 + g_1 + p_0) \cdot (g_2 + g_1 + g_0 + C_0)$$

$$\rightarrow C_3 = (A_2 + B_2)(A_2 B_2 + A_1 + B_1)(A_2 B_2 + A_1 B_1 + A_0 + B_0)(A_2 B_2 + A_1 B_1 + A_0 B_0)$$

$$S_3 = (B_3 A_3)' (B_3 + A_3) \oplus \dots$$

$$\dots (A_2 + B_2)(A_2 B_2 + A_1 + B_1)(A_2 B_2 + A_1 B_1 + A_0 + B_0)(A_2 B_2 + A_1 B_1 + A_0 B_0)$$

$$S_3 = A_3 \oplus B_3 \oplus C_3$$

P₅

→ compared to binary addition

$$\begin{array}{r}
 C_3 = P_2 \cdot (G_2 + C_2) \quad C_2 = P_1 \cdot (G_1 + C_1) \quad C_1 = P_0 G_0 \\
 \begin{array}{r}
 A_3 \quad A_2 \quad A_1 \quad A_0 \\
 + B_3 \quad B_2 \quad B_1 \quad B_0 \\
 \hline
 G_0 \oplus A_1 \oplus B_1 \quad A_0 \oplus B_0
 \end{array}
 \end{array}$$

→ $A_0 B_0 = G_0$ → $P_0 = A_0 + B_0$

→ $G_1 = A_1 B_1$ → $C_0 = \text{ZERO}$

→ $P_1 = A_1 + B_1$

→ $G_2 = A_2 B_2$ $S_3 = A_3 \oplus B_3 \oplus (P_2 \cdot (G_2 + C_2))$

→ $P_2 = A_2 + B_2$

$$\begin{aligned}
 S_3 = & (A_2 + B_2) \cdot (A_2 B_2 + A_1 + B_1) \cdot (A_2 B_2 + A_1 B_1 + A_0 + B_0) \\
 & (A_2 B_2 + A_1 B_1 + A_0 B_0) \oplus A_3 \oplus B_3
 \end{aligned}$$