



CONFIDENTIAL

A horizontal green line extends from the right side of the "CONFIDENTIAL" text across the slide.

Project Codename "SSE*Plus*" Overview

January 24, 2008


Streaming SIMD Extensions (SSE)

Hardware instructions that operate on vector registers


Single instruction modifies register values in parallel

- 8 registers on 32 bit systems
- 16 registers on 64 bit systems
- 8 different SSE instruction sets
- Mixed support in hardware
- Accessible in most compilers through intrinsics (C function interface)

XMM vector register



`_mm_add_ps(A, B)`




SIMD challenges

The 8 revisions of SSE (SSE*n*) have **471** instructions

Developers must diligently check CUID


Developers write different functions for different SSE revisions

SSE*n* still has “missing instructions” (eg. 32bit integer divide)



SSEn Application Development

SSEn requires disparate code paths




```
void Dispatch()  
    switch( CPUID_CODE() )  
        case ID_SSE2:    Run_v1()  
        case ID_SSE3:    Run_v2()  
        case ID_SSSE3:   Run_v2_sightly_differently()  
        case ID_SSE4A:   Run_v2_with_insert()  
        case ID_SSE4_1:  Run_v3()  
        case ID_SSE4_2:  Run_v3_flavor_b()  
        case ID_SSE5:    Run_v4()  
        default:         Fall_back_to_reference()
```

"SSEPlus" Application Development



SSEPlus enables **unified** code paths



```
void Dispatch()  
    switch( CPUID_CODE() )  
        case ID_SSE2:      Run_v1_SSE2  ()  
        case ID_SSE3:      Run_v1_SSE3  ()  
        case ID_SSSE3:     Run_v1_SSSE3 ()  
        case ID_SSE4A:     Run_v1_SSE4A ()  
        case ID_SSE4_1:    Run_v1_SSE41 ()  
        case ID_SSE4_2:    Run_v1_SSE42 ()  
        case ID_SSE5:      Run_v1_SSE5  ()  
        default:           Run_v1_REF   ()
```

"SSEPlus"



Open Source library licensed under Apache v2.0

471 SSEn operations + 300 additional functions

C/C++ API similar to SSEn compiler intrinsics

```
__m128 _mm_hadd_ps( __m128 a, __m128 b )  
// a and b are vectors of 4 floats  
// Returns (b[3]+b[2],b[1]+b[0],...,a[1]+a[0])
```

Implementations optimized for multiple instruction sets

```
__m128 ssp_hadd_ps_SSE2( __m128 a, __m128 b )  
// optimized for SSE2
```

```
__m128 ssp_hadd_ps_SSE3( __m128 a, __m128 b )  
// optimized for SSE3
```

"SSEPlus" Continued



Developers can call targeted (*_SSEn) functions

```
void fn()  
...  
c = ssp_hadd_ps_SSE2( a, b )  
d = ssp_mul_ps_SSE2 ( c, a )  
...
```

Or combine generic functions with an architecture map file

```
#include "SSEPlus_MAP_AMD_F10h.h"  
  
void fn()  
...  
c = ssp_hadd_ps( a, b )  
d = ssp_mul_ps ( c, a )  
...
```

"SSEPlus" Benefits



Develop with new instructions before hardware is available

Optimize once for target hardware, other platforms are easy

Ensure generated code conforms to target hardware

Stop worrying about instruction sets. Use instructions that match your algorithm


Open source: If a function is missing -> add it

Feedback loop: High value added functions may become hardware instructions

"SSEPlus"

300+ New Functions

- Arithmetic
- Fixed Accuracy
- Logical
- Pack / Unpack
- Trigonometry
- More



471 SSE Functions

- Simplified optimization
- Multi instruction compatibility

Open Source

- Immediate access to latest code

Trademark Attribution

AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Other names used in this presentation are for identification purposes only and may be trademarks of their respective owners.

©2006 Advanced Micro Devices, Inc. All rights reserved.