# 74AHC157; 74AHCT157

# Quad 2-input multiplexer Rev. 02 — 9 November 2007

**Product data sheet** 

#### **General description** 1.

The 74AHC/AHCT157 are high-speed Si-gate CMOS devices and are pin compatible with Low Power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74AHC/AHCT157 are quad 2-input multiplexer which select 4 bits of data from two sources under the control of a common data select input (S). The enable input  $(\overline{E})$  is active LOW. When E is HIGH, all of the outputs (1Y to 4Y) are forced LOW regardless of all other input conditions.

Moving the data from two groups of registers to four common output buses is a common use of the 74AHC/AHCT157. The state of the common data select input (S) determines the particular register from which the data comes. It can also be used as function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common. The 74AHC/AHCT157 is logic implementation of a 4-pole, 2-position switch, where the position of the switch is determine by the logic levels applied to S.

The logic equations are:

$$1Y = \overline{E} \times (111 \times S + 110 \times \overline{S})$$

$$2Y = \overline{E} \times (2I1 \times S + 2I0 \times \overline{S})$$

$$3Y = \overline{E} \times (3I1 \times S + 3I0 \times \overline{S})$$

$$4Y = \overline{E} \times (411 \times S + 410 \times \overline{S})$$

The 74AHC/AHCT157 is identical to the 74AHC/AHCT158 but has non-inverting (true) outputs.

#### **Features** 2.

- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accepts voltages higher than V<sub>CC</sub>
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- For 74AHC157 only: operates with CMOS input levels
- For 74AHCT157 only: operates with TTL input levels
- ESD protection:
  - HBM JESD22-A114E exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V
  - CDM JESD22-C101C exceeds 1000 V




- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

# 3. Ordering information


Table 1. Ordering information

Type number	Package								
	Temperature range	Name	Description	Version					
74AHC157D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads;	SOT109-1					
74AHCT157D			body width 3.9 mm						
74AHC157PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads;	SOT403-1					
74AHCT157PW			body width 4.4 mm						
74AHC157BQ	–40 °C to +125 °C	DHVQFN16	plastic dual in-line compatible thermal enhanced	SOT763-1					
74AHCT157BQ			very thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm						

# 4. Functional diagram




74AHC\_AHCT157\_2 © NXP B.V. 2007. All rights reserved.



# 5. Pinning information

### 5.1 Pinning



# 5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
S	1	common data select input
110 to 410	2, 5, 11, 14	data inputs from source 0
111 to 411	3, 6, 10, 13	data inputs from source 1
1Y to 4Y	4, 7, 9, 12	multiplexer outputs
GND	8	ground (0 V)
Ē	15	enable input (active LOW)
$V_{CC}$	16	supply voltage

# 6. Functional description

Table 3. Function table [1]

Input								
Ē	S	nI0	nl1	nY				
Н	X	X	X	L				
L	L	L	X	L				
L	L	Н	Χ	Н				
L	Н	X	L	L				
L	Н	X	Н	Н				

<sup>[1]</sup> H = HIGH voltage level;

L = LOW voltage level;

X = don't care.

5 of 16

# 7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{CC}$	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{I} < -0.5 V$	<u>[1]</u> –20	-	mA
I <sub>OK</sub>	output clamping current	$V_O < -0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	<u>[1]</u> _	±20	mA
lo	output current	$V_O = -0.5 \text{ V to } (V_{CC} + 0.5 \text{ V})$	-	±25	mA
I <sub>CC</sub>	supply current		-	75	mA
I <sub>GND</sub>	ground current		<b>–75</b>	-	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = -40  ^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$			
	SO16 package		[2] -	500	mW
	TSSOP16 package		<u>[3]</u> _	500	mW
	DHVQFN16 package		<u>[4]</u> _	500	mW

<sup>[1]</sup> The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

# 8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	7	74AHC157			74AHCT157		
			Min	Тур	Max	Min	Тур	Max	
$V_{CC}$	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	$V_{CC}$	0	-	$V_{CC}$	V
T <sub>amb</sub>	ambient temperature		-40	+25	+125	-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	$V_{CC}$ = 3.3 V $\pm$ 0.3 V	-	-	100	-	-	-	ns/V
		$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	-	-	20	-	-	20	ns/V

<sup>[2]</sup> P<sub>tot</sub> derates linearly with 8 mW/K above 70 °C.

<sup>[3]</sup> P<sub>tot</sub> derates linearly with 5.5 mW/K above 60 °C.

<sup>[4]</sup> P<sub>tot</sub> derates linearly with 4.5 mW/K above 60 °C.

# 9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC157						1		ı	
V <sub>IH</sub>	HIGH-level	V <sub>CC</sub> = 2.0 V	1.5	-	-	1.5	-	1.5	-	V
	input voltage	V <sub>CC</sub> = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V <sub>CC</sub> = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V <sub>IL</sub>	LOW-level	V <sub>CC</sub> = 2.0 V	-	-	0.5	-	0.5	-	0.5	V
	input voltage	V <sub>CC</sub> = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V <sub>CC</sub> = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_O = -50 \mu\text{A};  V_{CC} = 2.0 \text{V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_O = -50 \mu A; V_{CC} = 3.0 \text{ V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_O = -50 \mu A$ ; $V_{CC} = 4.5 V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.40	-	V
		$I_{O} = -8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.70	-	V
V <sub>OL</sub> LOW-level		$V_I = V_{IH}$ or $V_{IL}$								
output voltage	$I_O = 50 \mu A$ ; $V_{CC} = 2.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V	
	$I_O = 50 \mu A$ ; $V_{CC} = 3.0 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V	
		$I_O = 50 \mu A$ ; $V_{CC} = 4.5 \text{ V}$	-	0	0.1	-	0.1	-	0.1	V
		$I_O = 4.0 \text{ mA}$ ; $V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_O = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
l <sub>l</sub>	input leakage current	V <sub>I</sub> = 5.5 V or GND; V <sub>CC</sub> = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Cı	input capacitance		-	3.0	10	-	10	-	10	pF
Co	output capacitance		-	4.0	-	-	-	-	-	pF
For type	74AHCT157									
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2.0	-	-	2.0	-	2.0	-	V
V <sub>IL</sub>	LOW-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	0.8	-	0.8	-	0.8	V
V <sub>OH</sub>	HIGH-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
<b>.</b>	output voltage	$I_O = -50 \mu\text{A}$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -8.0 \text{ mA}$	3.94	-	-	3.8	-	3.70	-	V
V <sub>OL</sub>	LOW-level	$V_I = V_{IH}$ or $V_{IL}$ ; $V_{CC} = 4.5 \text{ V}$								
OL.	output voltage	$I_{O} = 50 \mu\text{A}$	-	0	0.1	-	0.1	-	0.1	V
		<u> </u>								

© NXP B.V. 2007. All rights reserved.

**Table 6. Static characteristics** ...continued Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
II	input leakage current	$V_I = 5.5 \text{ V or GND};$ $V_{CC} = 0 \text{ V to } 5.5 \text{ V}$	-	-	0.1	-	1.0	-	2.0	μΑ
I <sub>CC</sub>	supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 5.5 \text{ V}$	-	-	4.0	-	40	-	80	μΑ
Δl <sub>CC</sub>	additional supply current	per input pin; $V_{I} = V_{CC} - 2.1 \text{ V; } I_{O} = 0 \text{ A;}$ other pins at $V_{CC}$ or GND; $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	3	10	-	10	-	10	pF
C <sub>O</sub>	output capacitance		-	4.0	-	-	-	-	-	pF

# 10. Dynamic characteristics

**Table 7. Dynamic characteristics** *GND = 0 V; For test circuit see Figure 9.* 

74AHC\_AHCT157\_2

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C		to +125 C	Unit
			Min	Typ[1]	Max	Min	Max	Min	Max	
For type	74AHC157									
t <sub>pd</sub>	propagation	nI0, nI1 to nY; see Figure 7 [2]								
	delay	$V_{CC}$ = 3.0 V to 3.6 V								
		$C_L = 15 pF$	-	4.4	9.7	1.0	11.5	1.0	12.5	ns
		$C_L = 50 pF$	-	6.3	13.2	1.0	15.0	1.0	16.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
	$C_L = 15 pF$	-	3.2	6.4	1.0	7.5	1.0	8.0	ns	
		$C_L = 50 pF$	-	4.6	8.4	1.0	9.5	1.0	10.5	ns
		S to nY; see Figure 7								
	$V_{CC}$ = 3.0 V to 3.6 V									
		$C_L = 15 pF$	-	4.8	13.6	1.0	16.0	1.0	17.0	ns
		$C_L = 50 pF$	-	6.8	17.1	1.0	19.5	1.0	21.5	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		$C_L = 15 pF$	-	3.6	8.6	1.0	10.0	1.0	11.0	ns
		$C_L = 50 pF$	-	5.2	10.6	1.0	12.0	1.0	13.5	ns
		E to nY; see Figure 8								
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$								
		$C_L = 15 pF$	-	5.9	13.2	1.0	15.5	1.0	16.5	ns
		$C_L = 50 pF$	-	8.4	16.7	1.0	19.0	1.0	21.0	ns
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$								
		$C_L = 15 pF$	-	4.2	8.1	1.0	9.5	1.0	10.5	ns
		C <sub>L</sub> = 50 pF	-	6.0	10.1	1.0	11.5	1.0	13.0	ns

Table 7. Dynamic characteristics ...continued

GND = 0 V; For test circuit see Figure 9.

Symbol	Parameter	Conditions			25 °C		-40 °C 1	to +85 °C	–40 °C to +125 °C		Unit
				Min	Typ[1]	Max	Min	Max	Min	Max	
$C_{PD}$	power dissipation	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[3]								
	capacitance	4 outputs switching via S		-	31	-	-	-	-	-	pF
		1 outputs switching via I		-	13	-	-	-	-	-	pF
For type	74AHCT157										
t <sub>pd</sub> propagation	nI0, nI1 to nY; see Figure 7	[2]									
	delay	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.2	6.4	1.0	7.5	1.0	8.0	ns
		$C_L = 50 pF$		-	4.6	8.7	1.0	9.8	1.0	11.0	ns
		S to nY; see Figure 7									
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	3.7	8.6	1.0	10.0	1.0	11.0	ns
		$C_L = 50 pF$		-	5.2	10.4	1.0	12.0	1.0	13.0	ns
		E to nY; see Figure 8	[2]								
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$									
		C <sub>L</sub> = 15 pF		-	4.7	8.1	1.0	9.5	1.0	10.5	ns
		$C_L = 50 \text{ pF}$		-	6.7	10.6	1.0	12.0	1.0	13.5	ns
$C_{PD}$	power dissipation	$C_L = 50 \text{ pF}; f_i = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	[3]								
	capacitance	4 outputs switching via S		-	41	-	-	-	-	-	pF
		1 outputs switching via I		-	16	-	-	-	-	-	pF

<sup>[1]</sup> Typical values are measured at nominal supply voltage ( $V_{CC}$  = 3.3 V and  $V_{CC}$  = 5.0 V).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;

 $f_o$  = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in Volts.

<sup>[2]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .

<sup>[3]</sup>  $C_{PD}$  is used to determine the dynamic power dissipation  $P_D$  ( $\mu W$ ).


#### 11. Waveforms



Measurement points are given in Table 8.

 $V_{OL}$  and  $V_{OH}$  are typical voltage output levels that occur with the output load.

Fig 7. Propagation delay input (nl0, nl1, S) to output (nYn)




Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical voltage output levels that occur with the output load.

Fig 8. Propagation delay input (E) to output (nY)

Table 8. Measurement points

Туре	Input	Output
	V <sub>M</sub>	V <sub>M</sub>
74AHC157	0.5V <sub>CC</sub>	0.5V <sub>CC</sub>
74AHCT157	1.5 V	0.5V <sub>CC</sub>



 $R_T$  = Termination resistance should be equal to output impedance  $Z_o$  of the pulse generator

C<sub>L</sub> = Load capacitance including jig and probe capacitance

R<sub>L</sub> = Load resistor

S1 = Test selection switch

Fig 9. Load circuitry for switching times


Table 9. **Test data** 

Туре	Input		Load	Load		S1 position		
	VI	t <sub>r</sub> , t <sub>f</sub>	CL	R <sub>L</sub>	t <sub>PHL</sub> , t <sub>PLH</sub>	t <sub>PZH</sub> , t <sub>PHZ</sub>	t <sub>PZL</sub> , t <sub>PLZ</sub>	
74AHC157	$V_{CC}$	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V <sub>CC</sub>	
74AHCT157	3.0 V	3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	$V_{CC}$	

# 12. Package outline

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



inches

0.069

0.004

0.049

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

0.014 0.0075

0.38

0.15

0.01

OUTLINE		KEFEK	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT109-1	076E07	MS-012			<del>99-12-27</del> 03-02-19

0.05

0.041

0.016

0.020

0.228


0.01

0.004

Fig 10. Package outline SOT109-1 (SO16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNI	Γ A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

	REFER	EUROPEAN	ISSUE DATE			
IEC	JEDEC	JEITA		PROJECTION	1330E DATE	
	MO-153				<del>99-12-27</del> 03-02-18	
	IEC	IEC JEDEC		IEC JEDEC JEITA	IEC JEDEC JEITA PROJECTION	

Fig 11. Package outline SOT403-1 (TSSOP16)

74AHC\_AHCT157\_2 © NXP B.V. 2007. All rights reserved.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 12. Package outline SOT763-1 (DHVQFN16)

### 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

# 14. Revision history

#### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74AHC_AHCT157_2	20071109	Product data sheet	-	74AHC_AHCT157_1					
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> </ul>								
	<ul> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>								
	<ul> <li>Section 3: DHVQFN16 package added.</li> </ul>								
	<ul> <li>Section 8: derating values added for DHVQFN16 package.</li> </ul>								
	<ul> <li>Section 12: outline drawing added for DHVQFN16 package.</li> </ul>								
74AHC_AHCT157_1	19990924	Product specification	-	-					

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 15.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

#### 17. Contents

1	General description	1
2	Features	1
3	Ordering information	2
4	Functional diagram	2
5	Pinning information	3
5.1	Pinning	3
5.2	Pin description	4
6	Functional description	4
7	Limiting values	Ę
8	Recommended operating conditions	Ę
9	Static characteristics	6
10	Dynamic characteristics	7
11	Waveforms	Ś
12	Package outline	11
13	Abbreviations	14
14	Revision history	14
15	Legal information	15
15.1	Data sheet status	15
15.2	Definitions	
15.3	Disclaimers	
15.4	Trademarks	
16	Contact information	15
17	Contonte	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

