
# XOR Gate Using CMOS Logic

Amauri Lopez and Bryan Guner


Dr. Pearlstein ELC 383

#### XOR Gate Background

- Either A or B high will output high
- Both A and B high will output low
- Both A and B low will output low



#### PSPICE CMOS Circuit Design




### Simulation Results (Active Pull Up - Rising Edge)




#### Simulation Results (Active Pull Up - Falling Edge)



#### PSPICE RTL Circuit Design




### Simulation Results (Resistive pull up Rising edge 1k)




## Simulation Results (Resistive pull up Falling edge 1k)



### Simulation Results (Resistive pull up Rising edge 100k)



### Simulation Results (Resistive pull up Falling edge 100k)



#### Breadboard Design

