

MSG2156A Capacitive Touch Panel Controller

Preliminary Data Sheet Version 0.2

Internal Use Only



MStar Confidential for 深圳市海派通讯 科技有限公司 Internal Use Only

© 2013 MStar Semiconductor, Inc. All rights reserved.

MStar Semiconductor makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by MStar Semiconductor arising out of the application or user of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

MStar is a trademark of MStar Semiconductor, Inc. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



REVISION HISTORY

Revision No.	Description	Date
0.1	Ÿ Initial release	12/10/2012
0.2	ÿ Updated Mechanical Dimensions (D2/E2)	01/04/2013

MStar Confidential for 深圳市海派通讯 科技有限公司 Internal Use Only


FEATURES

- n Capacitive Touch Screen Controller
 - Ÿ Supports up to 46 sensors
 - Ÿ Supports screen size up to 7"
 - Ÿ X, Y resolution up to 2048 pixels x 2048 pixels
 - Ÿ Programmable reporting rate: max 5ms/report
 - Ÿ Accurate single-touch coordinate report and two-touch gesture
 - Ÿ Automatic background capacitance tracking
 - Ÿ 14-bit ADC

- n Hardware
 - Ÿ 32-bit MCU
 - Ÿ SRAM embedded
 - Ÿ I2C slave interface, up to 400Kb/s
 - Ÿ Built-in oscillator
- n Operation Voltage
 - Ÿ 2.8V ~ 3.3V
- n Misc.
 - Ÿ UQFN-56 package


GENERAL DESCRIPTION

The MSG2156A is a capacitive touch screen controller. The internal ADC & DSP circuitry implement high-accuracy self-capacitance measurement. A 32-bit MCU with embedded flash provides programmability to suffice different requirements of various touch screen designs.





PIN DIAGRAM (MSG2156A)





PIN DESCRIPTION

Capacitive Touch Sensor Interface

Pin Name	Pin Type	Function	Pin
CAP_SENSE00	Analog Input	Capacitive touch sensor input	1
CAP_SENSE01	Analog Input	Capacitive touch sensor input	2
CAP_SENSE02	Analog Input	Capacitive touch sensor input	3
CAP_SENSE03	Analog Input	Capacitive touch sensor input	4
CAP_SENSE04	Analog Input	Capacitive touch sensor input	14
CAP_SENSE05	Analog Input	Capacitive touch sensor input	15
CAP_SENSE06	Analog Input	Capacitive touch sensor input	16
CAP_SENSE07	Analog Input	Capacitive touch sensor input	17
CAP_SENSE08	Analog Input	Capacitive touch sensor input	18
CAP_SENSE09	Analog Input	Capacitive touch sensor input	19
CAP_SENSE10	Analog Input	Capacitive touch sensor input	20
CAP_SENSE11	Analog Input	Capacitive touch sensor input	21
CAP_SENSE12	Analog Input	Capacitive touch sensor input	22
CAP_SENSE13	Analog Input	Capacitive touch sensor input	23
CAP_SENSE14	Analog Input	Capacitive touch sensor input	24
CAP_SENSE15	Analog Input	Capacitive touch sensor input	25
CAP_SENSE16	Analog Input	Capacitive touch sensor input	26
CAP_SENSE17	Analog Input	Capacitive touch sensor input	27
CAP_SENSE18	Analog Input	Capacitive touch sensor input	28
CAP_SENSE19	Analog Input	Capacitive touch sensor input	29
CAP_SENSE20	Analog Input	Capacitive touch sensor input	30
CAP_SENSE21	Analog Input	Capacitive touch sensor input	31
CAP_SENSE22	Analog Input	Capacitive touch sensor input	32
CAP_SENSE23	Analog Input	Capacitive touch sensor input	33
CAP_SENSE24	Analog Input	Capacitive touch sensor input	34
CAP_SENSE25	Analog Input	Capacitive touch sensor input	36
CAP_SENSE26	Analog Input	Capacitive touch sensor input	37
CAP_SENSE27	Analog Input	Capacitive touch sensor input	38
CAP_SENSE28	Analog Input	Capacitive touch sensor input	39
CAP_SENSE29	Analog Input	Capacitive touch sensor input	40
CAP_SENSE30	Analog Input	Capacitive touch sensor input	41
CAP_SENSE31	Analog Input	Capacitive touch sensor input	42
CAP_SENSE32	Analog Input	Capacitive touch sensor input	43



Pin Name	Pin Type	Function	Pin
CAP_SENSE33	Analog Input	Capacitive touch sensor input	44
CAP_SENSE34	Analog Input	Capacitive touch sensor input	45
CAP_SENSE35	Analog Input	Capacitive touch sensor input	46
CAP_SENSE36	Analog Input	Capacitive touch sensor input	47
CAP_SENSE37	Analog Input	Capacitive touch sensor input	48
CAP_SENSE38	Analog Input	Capacitive touch sensor input	49
CAP_SENSE39	Analog Input	Capacitive touch sensor input	50
CAP_SENSE40	Analog Input	Capacitive touch sensor input	51
CAP_SENSE41	Analog Input	Capacitive touch sensor input	52
CAP_SENSE42	Analog Input	Capacitive touch sensor input	53
CAP_SENSE43	Analog Input	Capacitive touch sensor input	54
CAP_SENSE44	Analog Input	Capacitive touch sensor input	55
CAP_SENSE45	Analog Input	Capacitive touch sensor input	56

Host Interface

Pin Name	Pin Type	Function	Pin
CHIP_EN	Input w/ 5V-tolerant	Chip Enable	12
EXT_CLK	Input w/ 5V-tolerant	External Sync Clock Input	7
SDA	I/O w/ 5V-tolerant	I ² C Serial Data Input/Output	8
SCL	I/O w/ 5V-tolerant	I ² C Serial Clock Input/Output	9
INT	I/O w/ 5V-tolerant	Interrupt signal; active low	10

GPIO Interface

Pin Name	Pin Type	Function	Pin
GPI	Input w/ 5V-tolerant	General Purpose Input; 4mA driving strength	6
GPIO0/	I/O w/ 5V-tolerant/	General Purpose Input/Output; 4mA driving strength/	5
GR	analog output	Guard ring driver output	



Power Pins

Pin Name	Pin Type	Function	Pin
VDD_28	2.8V Power	2.8V~3.3V power supply; connect 1uF capacitor to Ground	13
VLDO_24	2.4V Power	Internally generated reference voltage; connect 1uF capacitor to Ground	35
VDD_12	1.2V Power	Internally generated digital power supply; connect 1uF capacitor to Ground	11

Note: E-pad should be connected to system GND net.

MStar Confidential for 深圳市海派涌讯 科技有限公司 Internal Use Only

ELECTRICAL SPECIFICATIONS

Parameter	Min	Тур	Max	Unit
DIGITAL INPUTS				
Input Voltage 1, High $\left(V_{IH1}\right)^1$	1			V
Input Voltage 2, High $(V_{IH2})^2$	2.1			V
Input Voltage, Low ($V_{ m IL}$)			0.5	V
DIGITAL OUTPUTS				
Output Voltage, High $\left(V_{OH1}\right)^3$		See Note3		V
Output Voltage, High (V _{OH2}) ⁴	V _{VDD} - 0.1	e .		
Output Voltage, Low (V _{OL})	On	tid	0.1	V

Specifications are subjected to change without notice.

Notes:

- V_{IH1} includes pins EXT_CLK, CHIP_EN, SDA, SCL, INT.
- V_{IH2} refers to other digital pins.
- V_{OH1} is for INT output voltage level which is programmable by registers. Typical values are 1.2V/1.5V/1.8V/V_{VDD}.
- V_{OH2} refers to other digital pins.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply	V _{VDD}	2.8	PT -	3.3	V
Ambient Operating Temperature	T _A	-20	1	85	°C
Junction Temperature	T	71	4	125	°C

Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply	V_{VDD})		3.6	V
Analog Input Voltage	V_{INANA}			V_{VDD}	V
Digital Input Voltage	V_{INDIG}			5	٧
Storage Temperature	T_{STG}	-40		85	°C


Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



ORDERING GUIDE

Part Number	Temperature	, ,	Package
	Range	Description	Option
MSG2156A	-20°C to +85°C	UQFN	56

MARKING INFORMATION



DISCLAIMER


MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.



Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MSG2156A comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

Internal Use O

MECHANICAL DIMENSIONS





REGISTER DESCRIPTION

ANA1 Register (Bank = 11)

ANA1	Register (Bank = 11)				
Index	Mnemonic	Bit	Description		
1180h	REG1180	15:0	Default : 0x00FF		
	TGEN_SOFT_RST[15:0]	15:0	Analog timing gen softwa operation.	are reset, 1: reset, 0: norma	
1181h	REG1181	15:0	Default : 0x0000 Access : R/W		
	-	15:13	Reserved.		
	AFE_RMODE_EN	12	Afe r-mode enable, 1:en	able, 0:disable.	
	TST_PWR_EN	11	Some sensor PADs powe mode, 1:enable, 0:disab	er switch to PV <mark>DD for tes</mark> t le.	
	SHIELDING_EN	10	Enable shielding path to	sensor00 (directly to PAD).	
	DRV_VSUB_EXT_EN	9	Driver external Csub mod	de enable control.	
	HI_SLEW_EN	8	Driver high slew rate mode enable.		
	CAL_EN	7	Driver calibration mode enable.		
	DRV_CP_EN	6	Driver current comparator enable.		
	DRV_PRE_EN 5 Driver, pre_driver enable.		2.		
	CTH_BIAS_EN	4	C_touch_atop bias gen enable.		
	REFBUF_EN	3	ADC 1.2V buffer enable.		
	LDO_EN	2	Ref_top LN_LDO24 enab	le.	
	IGEN_EN	1	Ref_top igen enable.		
	BG_EN	0	Bandgap reference enab	le.	
1182h	REG1182	15:0	Default : 0x0000	Access : R/W	
	TITCOTTG	15	Reserved.	OTTI	
	AFE_CS_SENSOR[4:0]	14:10	Afe compensation cap 58 mode.	oits selection for sensor	
	AFE_CS_BUTTON[4:0]	9:5	Afe compensation cap 5l mode.	pits selection for button	
	AFE_CFB_SENSOR[1:0]	4:3	Afe cfb 2bit selection for	sensor mode.	
	AFE_CFB_BUTTON[1:0]	2:1	Afe cfb 2bit selection for	button mode.	
	AFE_CAL_CAP_ON	0	Afe calibrationcap on/off control, 1:on, 0:off.		
1183h	REG1183	15:0	Default : 0x0000	Access : R/W	
	-	15	Reserved.		
	DRV_CURR_LVL[2:0]	14:12	Driver current comparator current threshold 3bits selection.		



ı	2013070444				
ANA1	Register (Bank = 11)	ſ			
Index	Mnemonic	Bit	Description		
	DRV_CS_SEL[2:0]	11:9	Driver compensation 3bit selection.		
	-	8:0	Reserved.		
1184h	REG1184	15:0	Default : 0x0000	Access : R/W	
	DRV_MUX_SYNC[15:0]	15:0	Driver mux selection for used in sync mode.	sync mode, set to sensors	
1185h	REG1185	15:0	Default : 0x0000	Access : R/W	
	DRV_MUX_SYNC[31:16]	15:0	See description of '1184	n'.	
1186h	REG1186	15:0	Default: 0x0000	Access : R/W	
	IVISTAL (15	Reserved.	nrial	
	DRV_MUX_SYNC[46:32]	14:0	See description of '1184	1.110101	
1187h	REG1187	15:0	Default : 0x0000	Access : R/W	
		15:12	Reserved.		
	DRV_SW_MODE	11	1: Noise sensing mode. 0: Normal mode.	计前计	
	DRV_SLEW_LIM_PRE_SW2[2:0]	10:8	Driver SW2 slew rate 3b	its selection.	
	-	7:6	Reserved.		
	DRV_SLEW_LIM_PRE_SW1[2:0]	5:3	Driver SW1 slew rate 3b	its selection.	
	DRV_REF_SEL[2:0]	2:0	Driver reference voltage	3b <mark>its se</mark> lection.	
1188h	REG1188	15:0	Default : 0x0000	Access : R/W	
	-	15:11	Reserved.		
	AFE_RC_SEL[1:0]	10:9	Afe 300KHz low pass filt	er R-C selection <mark>.</mark>	
	SYNC_PL TELLO	8	Driver pull-low selection 0: 1.2V. 1: Pull-low (ground).	bit in sync mode (0V?1.2V?).	
	LPC_SEL[3:0]	7:4	Driver BPF low-pass filte	r corner 4bits selection.	
	GAIN_SEL[3:0]	3:0	Driver BPF gain 4bits sel	ection.	
1189h	REG1189	15:0	Default : 0x0000	Access : R/W	
	-	15:8	Reserved.		
	CT_TST[7:0]	7:0	Reserved.		
118Ah	REG118A	15:0	Default : 0x0000	Access : R/W	
	-	15:7	Reserved.		
	ADC_GAINCOR_E	6	Odd/even gain cor. Enable.		



if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq.		2013070444		
ADC_CAL_SEL[2:0] S:3 Adc calibration selection. [2:1]: off/gain/lin; [0]: Odd/even. ADC_CAL ADC_SMP_PH_SEL[1:0] 1:0 Adc sampling phase selection. 1190h REG1190 DET_DEG_TH[7:0] VCOM_DEG_TH[7:0] AVCOM_DEG_TH[7:0] AVCOM_L_LVL_WAIT_CYC[7:0] AVCOM_L_LVL_WAIT_CYC[7:0] 15:8 Low level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 Default: 0x0000 Access: R/W AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 High level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_FDET_TOUT[4:0] 7:0 Default: 0x0000 Access: R/W 15:10 Reserved. VCOM_FDET_TOUT[4:0] 9:5 Ims~31ms, roughly 1ms per step, stop freq train if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.	ANA1	Register (Bank = 11)		
[2:1]: off/gain/lin; [0]: Odd/even. ADC_CAL 2 Adc calibration enable. ADC_SMP_PH_SEL[1:0] 1:0 Adc sampling phase selection. 1190h REG1190 15:0 Default : 0x0000 Access : R/W DET_DEG_TH[7:0] 15:8 Det_out_p/det_out_n deg threshold @ 24MHz. VCOM_DEG_TH[7:0] 7:0 Vcom sync deg threshold @ 24MHz. VCOM_DEG_TH[7:0] 15:0 Default : 0x0000 Access : R/W AVCOM_L_LVL_WAIT_CYC[7:0] 15:8 Low level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 High level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 Default : 0x0000 Access : R/W 15:10 Reserved. VCOM_FDET_TOUT[4:0] 9:5 Ims~31ms, roughly 1ms per step, stop freq train if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Default : 0x0000 Access : R/W -	Index	Mnemonic	Bit	Description
ADC_SMP_PH_SEL[1:0] 1:0 Adc sampling phase selection.		ADC_CAL_SEL[2:0]	5:3	[2:1]: off/gain/lin;
1190h REG1190 15:0 Default : 0x0000 Access : R/W		ADC_CAL	2	Adc calibration enable.
DET_DEG_TH[7:0] 15:8 Det_out_p/det_out_n deg threshold @ 24MHz.		ADC_SMP_PH_SEL[1:0]	1:0	Adc sampling phase selection.
VCOM_DEG_TH[7:0] 7:0 Vcom sync deg threshold @ 24MHz. 1191h REG1191 AVCOM_L_LVL_WAIT_CYC[7:0] 15:8 Low level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 High level wait cycles to mask out possible spike noise, step 1T, for debouncing. 1192h REG1192 15:0 Default: 0x0000 Access: R/W - 15:10 Reserved. VCOM_FDET_TOUT[4:0] 9:5 Ims~31ms, roughly 1ms per step, stop freq train if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.	1190h	REG1190	15:0	Default : 0x0000 Access : R/W
1191h REG1191 15:0 Default : 0x0000 Access : R/W AVCOM_L_LVL_WAIT_CYC[7:0] 15:8 Low level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 High level wait cycles to mask out possible spike noise, step 1T, for debouncing. 1192h REG1192 15:0 Default : 0x0000 Access : R/W -		DET_DEG_TH[7:0]	15:8	Det_out_p/det_out_n deg threshold @ 24MHz.
AVCOM_L_LVL_WAIT_CYC[7:0] 15:8 Low level wait cycles to mask out possible spike noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 High level wait cycles to mask out possible spike noise, step 1T, for debouncing. 1192h REG1192 15:0 Default: 0x0000 Access: R/W 15:10 Reserved. VCOM_FDET_TOUT[4:0] 9:5 1ms~31ms, roughly 1ms per step, stop freq train if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.		VCOM_DEG_TH[7:0]	7:0	Vcom sync deg threshold @ 24MHz.
noise, step 1T, for debouncing. AVCOM_H_LVL_WAIT_CYC[7:0] 7:0 High level wait cycles to mask out possible spike noise, step 1T, for debouncing. 1192h REG1192 15:0 Default: 0x0000 Access: R/W - 15:10 Reserved. VCOM_FDET_TOUT[4:0] 9:5 Ims~31ms, roughly 1ms per step, stop freq train if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.	1191h	REG1191	15:0	Default: 0x0000 Access: R/W
Noise, step 1T, for debouncing. 1192h REG1192 15:0 Default : 0x0000 Access : R/W		AVCOM_L_LVL_WAIT_CYC[7:0]	15:8	,
- 15:10 Reserved. VCOM_FDET_TOUT[4:0] 9:5 Ims~31ms, roughly 1ms per step, stop freq train if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.		AVCOM_H_LVL_WAIT_CYC[7:0]	7:0	
VCOM_FDET_TOUT[4:0] 9:5	1192h	REG1192	15:0	Default : 0x0000 Access : R/W
if timeout, if set to 0=> no timeout. VCOM_FDET_DUR_NUM[2:0] 4:2 High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.			15:10	Reserved.
Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed. VCOM_FDET_MODE 1 0: Normal; 1: successive. VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.		VCOM_FDET_TOUT[4:0]	9:5	1ms \sim 31ms, roughly 1ms per step, stop freq training if timeout, if set to 0=> no timeout.
VCOM_FDET_TRIG 0 Vcom sync freq. Detection trigger. 1193h REG1193 - 15:0 Default: 0x0000 Access: R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.		VCOM_FDET_DUR_NUM[2:0]	4:2	Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be
Detection trigger.		VCOM_FDET_MODE	1	0: Normal; 1: successive.
1193h REG1193 15:0 Default : 0x0000 Access : R/W - 15:12 Reserved. EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.		VCOM_FDET_TRIG	0	The second secon
EXP_VCOM_H_DUR[11:0] 11:0 High duration spec. Center for freq. Training.	1193h	REG1193	15:0	Default : 0x0000 Access : R/W
Center for freq. Training.		-	15:12	Reserved.
1194h REG1194 15:0 Default : 0x0000 Access : R/W		EXP_VCOM_H_DUR[11:0]	11:0	Center for freq.
	1194h	REG1194	15:0	Default : 0x0000 Access : R/W
- 15:12 Reserved.		-	15:12	Reserved.
EXP_VCOM_L_DUR[11:0] 11:0 Low duration spec. Center for freq. Training.		EXP_VCOM_L_DUR[11:0]	11:0	Center for freq.
1195h REG1195 15:0 Default : 0x0000 Access : R/W	1195h	REG1195	15:0	
- 15:10 Reserved.		-	15:10	Reserved.



ANA1	NNA1 Register (Bank = 11)					
	_	D.:	December 11 and			
Index	Mnemonic EXP_VCOM_H_TH[9:0]	9:0	The threshold for freq_training high duration, the high duration spec. Would be high_duration +/- th.			
1196h	REG1196	15:0	Default : 0x0000 Access : R/W			
	-	15:10	Reserved.			
	EXP_VCOM_L_TH[9:0]	9:0	The threshold for freq_training low duration, the low duration spec. Would be low_duration +/- th.			
1197h	REG1197	15:0	Default: 0x0000 Access: R/W			
	- IVIDLAI C	15:10	Reserved.			
	DET_MASK[1:0]	9:8	Det_out_p/det_out_p mask. [0]: Det_out_p. [1]: Det_out_n.			
	TOP WELL	7:4	Reserved.			
	VCOM_DEB_DIS[3:0]	3:0	Vcom_sync deg/deb disable. [0]: Ana vcom deg dis. [1]: Ana vcom deb dis. [2]: Ext vcom deg dis. [3]: Det_out_p/det_out_n deg dis.			
119Ah	REG119A	15:0	Default: 0x0000 Access: R/W			
		15:12	Reserved.			
	VCOM_GEN_EDGE_SEL[1:0]	11:10	0: Non; 1: rising; 2: falling; 3: rising + falling.			
	VCOM_GEN_SYNC_MODE[1:0]	9:8	0: Freerun counter; 1: analog vcom; 2: ext_vcom; 3: analog + emulated.			
	VCOM_SYNC_SETTLE_EDGE_NUM[5:0]	7:2	Consecutive passed high and low duration counts required for vcom_sync signal (BPF) settling, 1~64 (max. 32 periods).			
	VCOM_GEN_HW_TRIG_DIS	1	Hw sync disable.			
	VCOM_GEN_SW_TRIG	0	Software_resync.			
119Bh	REG119B	15:0	Default : 0x0000 Access : R/W			
	-	15:10	Reserved.			



ANA1	ANA1 Register (Bank = 11)				
Index	Mnemonic	Bit	Description		
	VCOM_SYNC_SETTLE_TOUT[9:0]	9:0	10.067us~10.9ms, 10.067us per step (256T). Vcom_sync_timeout << vcom blanking time in ph training. Vcom_sync_timeout >> vcom blanking time in normal operation. Start to generate emulated vcom if timeout occur		
119Ch	REG119C	15:0	Default : 0x0000	Access : R/W	
	EMU_VCOM_PER[15:0]	15:0	Emulated vcom period, fi bits.	ll by software, with 13+6	
119Dh	REG119D	15:0	Default : 0x0000	Access : R/W	
	i ibcai c	15:3	Reserved.	al i Ci Ca i	
	EMU_VCOM_PER[18:16]	2:0	See description of '119Ch	ı'.	
119Eh	REG119E	15:0	Default : 0x0000	Access : R/W	
	FOR WELLIN	15:12 Reserved.		八十十二	
	EMU_VCOM_H_DUR[11:0]	11:0	Emulated vcom high duration, fill by software.		
119Fh	REG119F	15:0	Default : 0x0000	Access : R/W	
	-		Reserved.		
	EMU_VCOM_L_DUR[11:0]	11:0	Emulated vcom low dura	tion, fill by software.	
11A0h	REG11A0	15:0	Default: 0x0000	Access : R/W	
		15:10	Reserved.		
	VCOM_SYNC_H_TH[9:0]	9:0	The threshold for vcom_s duration spec. Would be emulated_vcom	sync high duration, the high n_high_duration +/- th.	
11A1h	REG11A1	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.	/	
	HPF_BYPASS_DUR[3:0]	13:10	To analog.		
	VCOM_SYNC_L_TH[9:0]	9:0 The threshold for vcom_sync low duration, the duration spec. Would be emulated_vcom_low_duration +/- th			
11A3h	REG11A3	15:0	Default : 0x0000	Access : R/W	
	-	15:7	Reserved.		
	GAIN_PEAK_DET_RST_DUR[2:0]	6:4	Rst length settings, 1ms per step.		
	GAIN_SWITCH_DUR[2:0]	3:1	1~8ms settling settings f	or each gain.	
	GAIN_TRAIN_TRIG	0	Gain training process trig	ger.	
11A5h	REG11A5	15:0	Default : 0x0000	Access : R/W	



Doc.no.: 2013070444					
ANA1	Register (Bank = 11)				
Index	Mnemonic	Bit	Description		
	-	15:2	Reserved.		
	ATGEN_SF_NUM	1	Mode selection for subframe number 0:<=4 or 1:>4.		
	ATGEN_MODE	0	0: Normal; 1: ac noise sensing.		
11A6h	REG11A6	15:0	Default : 0x0000 Access : R/W		
	-	15:1	Reserved.		
	AFE_MUXSEL_MAP_AC_TRIG	0	Ac noise sensing settings loading trigger.		
11A7h	REG11A7	15:0	Default : 0x0000 Access : R/W		
	·MCL	15:14	Reserved.		
	MUXSEL_AFE1SUB0_AFE1SUB0[5:0]	13:8	nucental		
		7:6	Reserved.		
	MUXSEL_AFE0SUB0_AFE0SUB0[5:0]	5:0	AFE mux sel settings.		
11A8h	REG11A8	15: 0	Default : 0x0000 Access : R/W		
	FOR VLHI	15:14	Reserved.		
	MUXSEL_AFE3SUB0_AFE3SUB0[5:0]	13:8	A LAND TO THE		
	-	7:6	Reserved.		
	MUXSEL_AFE2SUB0_AFE2SUB0[5:0]	5:0			
11A9h	REG11A9	15:0	Default : 0x0000 Access : R/W		
	- /	15:14	Reserved.		
	MUXSEL_AFE5SUB0_AFE1SUB1[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE4SUB0_AFE0SUB1[5:0]	5:0			
11AAh	REG11AA	15:0	Default: 0x0000 Access: R/W		
	211001110	15:14	Reserved.		
	MUXSEL_AFE7SUB0_AFE3SUB1[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE6SUB0_AFE2SUB1[5:0]	5:0			
11ABh	REG11AB	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE9SUB0_AFE1SUB2[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE8SUB0_AFE0SUB2[5:0]	5:0			
11ACh	REG11AC	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE11SUB0_AFE3SUB2[5:0]	13:8			



	Doc.no.: 2013070444					
ANA1	Register (Bank = 11)	Γ				
Index	Mnemonic	Bit	Description			
	-	7:6	Reserved.			
	MUXSEL_AFE10SUB0_AFE2SUB2[5:0]	5:0				
11ADh	REG11AD	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE1SUB1_AFE1SUB3[5:0]	13:8				
	-	7:6	Reserved.			
	MUXSEL_AFE0SUB1_AFE0SUB3[5:0]	5:0				
11AEh	REG11AE	15:0	Default: 0x0000 Access: R/W			
	- IVI SI AL L	15:14	Reserved.			
	MUXSEL_AFE3SUB1_AFE3SUB3[5:0]	13:8	· · · · · · · · · · · · · · · · · · ·			
	-	7:6	Reserved.			
	MUXSEL_AFE2SUB1_AFE2SUB3[5:0]	5:0	TI VI VI VI			
11AFh	REG11AF	15:0	Default: 0x0000 Access: R/W			
		1 5:14	Reserved.			
	MUXSEL_AFE5SUB1_AFE1SUB4[5:0]	13:8				
		7:6	Reserved.			
	MUXSEL_AFE4SUB1_AFE0SUB4[5:0]	5:0				
11B0h	REG11B0	15:0	Default: 0x0000 Access: R/W			
	1 7/	15:14	Reserved.			
	MUXSEL_AFE7SUB1_AFE3SUB4[5:0]	13:8				
	Totoron	7:6	Reserved.			
	MUXSEL_AFE6SUB1_AFE2SUB4[5:0]	5:0	USE UNIV			
11B1h	REG11B1	15:0	Default: 0x0000 Access: R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE9SUB1_AFE1SUB5[5:0]	13:8				
	-	7:6	Reserved.			
	MUXSEL_AFE8SUB1_AFE0SUB5[5:0]	5:0				
11B2h	REG11B2	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE11SUB1_AFE3SUB5[5:0]	13:8				
	-	7:6	Reserved.			
	MUXSEL_AFE10SUB1_AFE2SUB5[5:0]	5:0				
11B3h	REG11B3	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			



Doc.No.: 2013070444					
ANA1	Register (Bank = 11)				
Index	Mnemonic	Bit	Description		
	MUXSEL_AFE1SUB2_AFE1SUB6[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE0SUB2_AFE0SUB6[5:0]	5:0			
11B4h	REG11B4	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE3SUB2_AFE3SUB6[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE2SUB2_AFE2SUB6[5:0]	5:0	nfidantial		
11B5h	REG11B5	15:0	Default: 0x0000 Access: R/W		
		15:14	Reserved.		
	MUXSEL_AFE5SUB2_AFE1SUB7[5:0]	13:8			
	P VIII TEEL	7:6	Reserved.		
	MUXSEL_AFE4SUB2_AFE0SUB7[5:0]	5:0	コンプンドロコート		
11B6h	REG11B6	15:0	Default: 0x0000 Access: R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE7SUB2_AFE3SUB7[5:0]	13:8			
	T) + 1	7:6	Reserved.		
	MUXSEL_AFE6SUB2_AFE2SUB7[5:0]	5:0	DIK / HI		
11B7h	REG11B7	15:0	Default: 0x0000 Access: R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE9SUB2_AFE1SUB8[5:0]	13:8	Loo Only		
	шепа	7:6	Reserved.		
	MUXSEL_AFE8SUB2_AFE0SUB8[5:0]	5:0	000 01117		
11B8h	REG11B8	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE11SUB2_AFE3SUB8[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE10SUB2_AFE2SUB8[5:0]	5:0			
11B9h	REG11B9	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE1SUB3_AFE1SUB9[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE0SUB3_AFE0SUB9[5:0]	5:0			
11BAh	REG11BA	15:0	Default : 0x0000 Access : R/W		



Doc.No.: 2013070444					
ANA1	Register (Bank = 11)	r			
Index	Mnemonic	Bit	Description		
	-	15:14	Reserved.		
	MUXSEL_AFE3SUB3_AFE3SUB9[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE2SUB3_AFE2SUB9[5:0]	5:0			
11BBh	REG11BB	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE5SUB3_AFE1SUB10[5:0]	13:8			
	· NAC+ C	7:6	Reserved.		
	MUXSEL_AFE4SUB3_AFE0SUB10[5:0]	5:0	nndennal		
11BCh	REG11BC	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE7SUB3_AFE3SUB10[5:0]	13:8	W		
		7:6	Reserved.		
	MUXSEL_AFE6SUB3_AFE2SUB10[5:0]	5:0	N DE TIME II		
11BDh <u>F</u>	REG11BD	15:0	Default : 0x0000 Access : R/W		
		15:14	Reserved.		
	MUXSEL_AFE9SUB3[5:0]	13:8			
	. / ` / /	7:6	Reserved.		
	MUXSEL_AFE8SUB3[5:0]	5:0	12/21		
11BEh	REG11BE	15:0	Default : 0x0000 Access : R/W		
	Tologo	15:14	Reserved.		
	MUXSEL_AFE11SUB3[5:0]	13:8	USE UNIV		
	5	7:6	Reserved.		
	MUXSEL_AFE10SUB3[5:0]	5:0	1785		
11BFh	REG11BF	15:0	Default : 0x0000 Access : R/W		
	AFE_SENSE_MUXSEL[15:0]	15:0	Sensor used for AC noise sensing, enabled sensors		
			must less than 12.		
11C0h	REG11C0	15:0	Default : 0x0000 Access : R/W		
	AFE_SENSE_MUXSEL[31:16]	15:0	See description of '11BFh'.		
11C1h	REG11C1	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	AFE_SENSE_MUXSEL[45:32]	13:0	See description of '11BFh'.		
11C2h	REG11C2	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		



Doc.No.: 2013070444					
ANA1	Register (Bank = 11)				
Index	Mnemonic	Bit	Description		
	CSUBSEL_AFE1SUB0_AFE1SUB0_P0[5:0]	13:8			
	-	7:6	Reserved.		
	CSUBSEL_AFE0SUB0_AFE0SUB0_P0[5:0]	5:0	Subtraction cap selection subframe, PRS=0.	n for each AFE, each	
11C3h	REG11C3	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	CSUBSEL_AFE3SUB0_AFE3SUB0_P0[5:0]	13:8			
	11101	7:6	Reserved.	1.5	
	CSUBSEL_AFE2SUB0_AFE2SUB0_P0[5:0]	5:0	ntide	וגודמי	
11C4h	REG11C4	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	CSUBSEL_AFE5SUB0_AFE1SUB1_P0[5:0]	13:8		A	
	tor WETI	7:6	Reserved.	い、円・丁	
	CSUBSEL_AFE4SUB0_AFE0SUB1_P0[5:0]	5:0		VIV CHEZ	
11C5h	REG11C5	15:0	Default : 0x0000	Access : R/W	
-	-	15:14	Reserved.		
	CSUBSEL_AFE7SUB0_AFE3SUB1_P0[5:0]	13:8	TH /T		
	トー・インイ	7:6	Reserved.		
	CSUBSEL_AFE6S <mark>UB0_AF</mark> E2S <mark>U</mark> B1_P0[5:0]	5:0	1212	7	
11C6h	REG11C6	15:0	Default : 0x0000	Access : R/W	
	T	15:14	Reserved.		
	CSUBSEL_AFE9SUB0_AFE1SUB2_P0[5:0]	1 3:8			
	TITCOTTO	7:6	Reserved.	Office	
	CSUBSEL_AFE8SUB0_AFE0SUB2_P0[5:0]	5:0		10T. 1	
11C7h	REG11C7	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	CSUBSEL_AFE11SUB0_AFE3SUB2_P0[5:0]	13:8			
	-	7:6	Reserved.		
	CSUBSEL_AFE10SUB0_AFE2SUB2_P0[5:0]	5:0		T	
11C8h	REG11C8	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	CSUBSEL_AFE1SUB1_AFE1SUB3_P0[5:0]	13:8			
	-	7:6	Reserved.		
	CSUBSEL_AFE0SUB1_AFE0SUB3_P0[5:0]	5:0			



ANA1	Register (Bank = 11)			
Index	Mnemonic	Bit	Description	
11C9h	REG11C9	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE3SUB1_AFE3SUB3_P0[5:0]	13:8		
	-	7:6	Reserved.	
	CSUBSEL_AFE2SUB1_AFE2SUB3_P0[5:0]	5:0		
11CAh	REG11CA	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE5SUB1_AFE1SUB4_P0[5:0]	13:8	of do	Lalla
	N SI AL L	7:6	Reserved.	
	CSUBSEL_AFE4SUB1_AFE0SUB4_P0[5:0]	5:0	111100	an i ci ca i
11CBh	REG11CB	15:0	Default : 0x0000	Access : R/W
	F New Line	15:14	Reserved.	
	CSUBSEL_AFE7SUB1_AFE3SUB4_P0[5:0]	13:8	TIVIT	21H1-
		7:6	Reserved.	VIII VIV
	CSUBSEL_AFE6SUB1_AFE2SUB4_P0[5:0]	5:0		
11CCh	REG11CC	15:0	Default : 0x0000	Access : R/W
	+ 1 + 1 7	15:14	Reserved.	
	CSUBSEL_AFE9SUB1_AFE1SUB5_P0[5:0]	13:8	7/7	H
	1 1 7 / 1	7:6	Reserved.	7
	CSUBSEL_AFE8SUB1_AFE0SUB5_P0[5:0]	5:0		
11CDh	REG11CD	1 5:0	Default : 0x0000	Access : R/W
	mena	15:14	Reserved.	
	CSUBSEL_AFE11SUB1_AFE3SUB5_P0[5:0]	13:8		
	-	7:6	Reserved.	
	CSUBSEL_AFE10SUB1_AFE2SUB5_P0[5:0]	5:0		
11CEh	REG11CE	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE1SUB2_AFE1SUB6_P0[5:0]	13:8		
	-	7:6	Reserved.	
	CSUBSEL_AFE0SUB2_AFE0SUB6_P0[5:0]	5:0		
11CFh	REG11CF	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE3SUB2_AFE3SUB6_P0[5:0]	13:8		
	-	7:6	Reserved.	



D00:110:: 2	Doc.No.: 2013070444					
ANA1	Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	CSUBSEL_AFE2SUB2_AFE2SUB6_P0[5:0]	5:0				
11D0h	REG11D0	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB2_AFE1SUB7_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE4SUB2_AFE0SUB7_P0[5:0]	5:0				
11D1h	REG11D1	15:0	Default : 0x0000 Access : R/W			
	·MC+C	15:14	Reserved.			
	CSUBSEL_AFE7SUB2_AFE3SUB7_P0[5:0]	13:8	niideniiai			
		7:6	Reserved.			
	CSUBSEL_AFE6SUB2_AFE2SUB7_P0[5:0]	5:0				
11D2h	REG11D2	15:0	Default: 0x0000 Access: R/W			
	FOR VEHILL	15:14	Reserved.			
	CSUBSEL_AFE9SUB2_AFE1SUB8_P0[5:0]	13:8	1 1 DULLE II V			
	-	7:6	Reserved.			
	CSUBSEL_AFE8SUB2_AFE0SUB8_P0[5:0]	5:0				
11D3h	REG11D3	15:0	Default: 0x0000 Access: R/W			
	- //	15:14	Reserved.			
	CSUBSEL_AFE11SUB2_AFE3SUB8_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB2_AFE2SUB8_P0[5:0]	5:0				
11D4h	REG11D4	1 5:0	Default: 0x0000 Access: R/W			
	211001110	15:14	Reserved.			
	CSUBSEL_AFE1SUB3_AFE1SUB9_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE0SUB3_AFE0SUB9_P0[5:0]	5:0				
11D5h	REG11D5	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE3SUB3_AFE3SUB9_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE2SUB3_AFE2SUB9_P0[5:0]	5:0				
11D6h	REG11D6	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB3_AFE1SUB10_P0[5:0]	13:8				



	Doc.No.: 2013070444					
ANA1 Register (Bank = 11)						
Index Mn	nemonic	Bit	Description			
-		7:6	Reserved.			
CSI	UBSEL_AFE4SUB3_AFE0SUB10_P0[5:0]	5:0				
11D7h RE	G11D7	15:0	Default : 0x0000	Access : R/W		
-		15:14	Reserved.			
CSI	UBSEL_AFE7SUB3_AFE3SUB10_P0[5:0]	13:8				
-		7:6	Reserved.			
CSI	UBSEL_AFE6SUB3_AFE2SUB10_P0[5:0]	5:0				
11D8h RE	G11D8	15:0	Default : 0x0000	Access : R/W		
-	Malar	15:14	Reserved.	ar III di		
CSI	UBSEL_AFE9SUB3_P0[5:0]	13:8	11110	116161		
-		7:6	Reserved.			
CSI	UBSEL_AFE8SUB3_P0[5:0]	5:0		TI VI		
11D9h RE	G11D9	15:0	Default : 0x0000	Access : R/W		
_	OI THI	1 5:14	Reserved.	UTIV		
CSU	UBSEL_AFE11SUB3_P0[5:0]	13:8				
-		7:6	Reserved.			
CSI	UBSEL_AFE10 <mark>S</mark> UB3_P0[5: <mark>0</mark>]	5:0				
11DAh RE	G11DA	15:0	Default : 0x0000	Access : R/W		
-		15:14	Reserved.	-		
CSU	UBSEL_AFE1SUB0_AFE1SUB0_P1[5:0]	13:8				
-	Totomo	7:6	Reserved.			
CSU	UBSEL_AFE0SUB0_AFE0SUB0_P1[5:0]	5:0	Subtraction cap selection subframe, PRS=1.	for <mark>each AFE, each</mark>		
11DBh RE	G11DB	15:0	Default : 0x0000	Access : R/W		
-		15:14	Reserved.			
CSU	UBSEL_AFE3SUB0_AFE3SUB0_P1[5:0]	13:8				
-		7:6	Reserved.			
CSU	UBSEL_AFE2SUB0_AFE2SUB0_P1[5:0]	5:0				
11DCh RE	G11DC	15:0	Default : 0x0000	Access : R/W		
-		15:14	Reserved.			
CSU	UBSEL_AFE5SUB0_AFE1SUB1_P1[5:0]	13:8				
-		7:6	Reserved.			
CSU	UBSEL_AFE4SUB0_AFE0SUB1_P1[5:0]	5:0				
11DDh RE	G11DD	15:0	Default : 0x0000	Access : R/W		



B00:110:: 2	DOC.NO.: 2013070444					
ANA1	Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	-	15:14	Reserved.			
	CSUBSEL_AFE7SUB0_AFE3SUB1_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE6SUB0_AFE2SUB1_P1[5:0]	5:0				
11DEh	REG11DE	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE9SUB0_AFE1SUB2_P1[5:0]	13:8				
	MCtor	7:6	Reserved.	whi a		
	CSUBSEL_AFE8SUB0_AFE0SUB2_P1[5:0]	5:0		allidi		
11DFh	REG11DF	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB0_AFE3SUB2_P1[5:0]	13:8	11/11/11	SIZ IT		
	FOR VETIL	7:6	Reserved.	7-1-E		
	CSUBSEL_AFE10SUB0_AFE2SUB2_P1[5:0]	5:0	117-11	VIII III		
-	REG11E0	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE1SUB1_AFE1SUB3_P1[5:0]	13:8	I/H/	-		
	- /	7:6	Reserved.	H		
	CSUBSEL_AFE0SUB1_AFE0SUB3_P1[5:0]	5:0	1 - 1	~		
11E1h	REG11E1	15:0	Default : 0x0000	Access : R/W		
	Intorna	15:14	Reserved.	Only		
	CSUBSEL_AFE3SUB1_AFE3SUB3_P1[5:0]	13:8	USE			
	111001110	7:6	Reserved.	01111		
	CSUBSEL_AFE2SUB1_AFE2SUB3_P1[5:0]	5:0		T		
11E2h	REG11E2	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB1_AFE1SUB4_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE4SUB1_AFE0SUB4_P1[5:0]	5:0		T		
11E3h	REG11E3	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE7SUB1_AFE3SUB4_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE6SUB1_AFE2SUB4_P1[5:0]	5:0				



	ANA1 Register (Bank = 11)						
Index	Mnemonic	Bit	Description	. 5.04			
11E4h	REG11E4	15:0	Default : 0x0000	Access : R/W			
	-		Reserved.				
	CSUBSEL_AFE9SUB1_AFE1SUB5_P1[5:0]	13:8					
	-	7:6	Reserved.				
	CSUBSEL_AFE8SUB1_AFE0SUB5_P1[5:0]	5:0					
11E5h	REG11E5		Default : 0x0000	Access : R/W			
	-		Reserved.				
	CSUBSEL_AFE11SUB1_AFE3SUB5_P1[5:0]	/	nfide	ntial			
	-IVIOLAI C	7:6	Reserved.	HUAL			
	CSUBSEL_AFE10SUB1_AFE2SUB5_P1[5:0]	5:0					
11E6h	REG11E6	15:0	Default : 0x0000	Access : R/W			
	C Variable	15:14	Reserved.	TI VI			
	CSUBSEL_AFE1SUB2_AFE1SUB6_P1[5:0]	13:8		2-H 7-4			
		7:6	Reserved.	V N FILL			
	CSUBSEL_AFE0SUB2_AFE0SUB6_P1[5:0]	5:0					
11E7h	REG11E7	15:0	Default : 0x0000	Access : R/W			
	- +1+=7	15:14	Reserved.				
	CSUBSEL_AFE3SUB2_AFE3SUB6_P1[5:0]	13:8	7/7				
	1 1 7 / 1	7:6	Reserved.	~			
	CSUBSEL_AFE2SUB2_AFE2SUB6_P1[5:0]	5:0					
11E8h	REG11E8	15:0	Default : 0x0000	Access : R/W			
	mena	15:14	Reserved.				
	CSUBSEL_AFE5SUB2_AFE1SUB7_P1[5:0]	13:8					
	-	7:6	Reserved.	176.1			
	CSUBSEL_AFE4SUB2_AFE0SUB7_P1[5:0]	5:0					
11E9h	REG11E9	15:0	Default : 0x0000	Access : R/W			
	-	15:14	Reserved.				
	CSUBSEL_AFE7SUB2_AFE3SUB7_P1[5:0]	13:8					
	-	7:6	Reserved.				
	CSUBSEL_AFE6SUB2_AFE2SUB7_P1[5:0]	5:0					
11EAh	REG11EA	15:0	Default : 0x0000	Access : R/W			
	-	15:14	Reserved.				
	CSUBSEL_AFE9SUB2_AFE1SUB8_P1[5:0]	13:8					
	-	7:6	Reserved.				



	Doc.No.: 2013070444					
ANA1	Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	CSUBSEL_AFE8SUB2_AFE0SUB8_P1[5:0]	5:0	,			
11EBh	REG11EB	15:0	Default : 0x0000 Acce	ess : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB2_AFE3SUB8_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB2_AFE2SUB8_P1[5:0]	5:0				
11ECh	REG11EC	15:0	Default : 0x0000 Acce	ess : R/W		
	MCtor	15:14	Reserved.	tial.		
	CSUBSEL_AFE1SUB3_AFE1SUB9_P1[5:0]	13:8	HHUCC			
		7:6	Reserved.			
	CSUBSEL_AFE0SUB3_AFE0SUB9_P1[5:0]	5:0	1			
11EDh	REG11ED	15:0	Default : 0x0000 Acce	ess : R/W		
	FOR YELL	15:14	Reserved.	H-1-H		
	CSUBSEL_AFE3SUB3_AFE3SUB9_P1[5:0]	13:8	TIMETIN	MARIN		
	-	7:6	Reserved.			
	CSUBSEL_AFE2SUB3_AFE2SUB9_P1[5:0]	5:0				
11EEh	REG11EE	15:0	Default : 0x0000 Acce	ess : R/W		
	- / Y	15:14	Reserved.	-		
	CSUBSEL_AFE5SUB3_AFE1SUB10_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE4SUB3_AFE0SUB10_P1[5:0]	5:0	Hoo	lol.		
11EFh	REG11EF	15:0	Default : 0x0000 Acce	ess : R/W		
		15:14	Reserved.	/		
	CSUBSEL_AFE7SUB3_AFE3SUB10_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE6SUB3_AFE2SUB10_P1[5:0]	5:0				
11F0h	REG11F0	15:0	Default : 0x0000 Acce	ess : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE9SUB3_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE8SUB3_P1[5:0]	5:0	T			
11F1h	REG11F1	15:0	Default : 0x0000 Acce	ess : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB3_P1[5:0]	13:8				



ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB3_P1[5:0]	5:0				
11F6h	REG11F6	15:0	Default : 0x0000 A	access : R/W		
	-	15:14	Reserved. Csubsel settings for Vcom detection mode.			
	AFE_VCOM_DET_CSUBSEL[5:0]	13:8				
	-	7:6	Reserved.			
	AFE_SENSE_CSUBSEL[5:0]	5:0	Csubsel settings for AC noi	se sensing mode.		
11F7h	REG11F7	15:0	Default : 0x0000 A	access : R/W		
	SENSOR_EN[15:0]	15:0	Enabled sensors, to define	active and idle sensors.		
11F8h	REG11F8	15:0	Default : 0x0000 A	ccess : R/W		
	SENSOR_EN[31:16]	15:0	See description of '11F7h'.			
11F9h	REG11F9	15:0	Default : 0x0000 A	access : R/W		
	FOR VLHIII	15:14	Reserved.	1 H		
	SENSOR_EN[45:32]	13:0	See description of '11F7h'.	JE VIV		
11FAh	REG11FA	15:0	Default : 0x0000 A	ccess : R/W		
	-	15:12	Reserved.			
	AFE_KEYSEL_SUB0[11:0]	11:0	Key or sensor selection.			
11FBh	REG11FB	15:0	Default: 0x0000 A	ccess : R/W		
		15:12	Reserved.	7		
	AFE_KEYSEL_SUB1[11:0]	11:0	<u> </u>			
11FCh	REG11FC	15:0	Default: 0x0000 A	ccess : R/W		
	- Interna	15:12	Reserved.	JIIIV		
	AFE_KEYSEL_SUB2[11:0]	11:0		7 1 11 7		
11FDh	REG11FD	15:0	Default : 0x0000 A	ccess : R/W		
	-	15:12	Reserved.			
	AFE_KEYSEL_SUB3[11:0]	11:0				

ANA2 Register (Bank = 12)

ANA2 Register (Bank = 12)				
Index	Mnemonic	Bit	Description	
1280h	REG1280	15:0	Default : 0x0000	Access : R/W
	PRS_COEFF[15:0]	15:0		
1281h	REG1281	15:0	Default : 0x0000	Access : R/W



A N I A O	Dogistor (Donk 10)			
	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	-	15:8	Reserved.	
	PRS_COEFF[23:16]	7:0	See description of '1280h'.	
1282h	REG1282	15:0	Default : 0x0000 Access : R/W	
	PRS_SEED[15:0]	15:0		
1283h	REG1283	15:0	Default : 0x0000 Access : R/W	
	-	15:8	Reserved.	
	PRS_SEED[23:16]	7:0	See description of '1282h'.	
1284h	REG1284	15:0	Default : 0x0000 Access : R/W	
		15:4	Reserved.	
	PRS_SHIFT_SEL[2:0]	3:1	<pre>(atgen_PRS_SHIFT_SEL == 3'h0) ? (dig_prs_en) : (atgen_PRS_SHIFT_SEL == 3'h1) ? (~dig_prs_en) : (atgen_PRS_SHIFT_SEL == 3'h2) ? (chop ^ (dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h3) ? (chop ^ (~dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h4) ? (sh_reg[0] ^ (dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h5) ? (sh_reg[0] ^ (~dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h6) ? 1'b0 : 1'b1;</pre>	
	PRS_SEED_LOAD	0	白 [] []	
1285h	REG1285	15:0	Default : 0x0000 Access : R/W	
	CH_EN_SUB3[3:0]	15:12	Enabled channel numbers for subframe 3 (subframe <=4).	
	CH_EN_SUB2[3:0]	11:8	Enabled channel numbers for subframe 2 (subframe <=4).	
	CH_EN_SUB1[3:0]	7:4	Enabled channel numbers for subframe 1 (subframe <=4).	
	CH_EN_SUB0[3:0]	3:0	Enabled channel numbers for subframe 0 (subframe <=4). Enabled channel numbers for all subframes (subframe = 5~11).	
		15:0	Default : 0x0000 Access : R/W	
128Ah	REG128A	10.0	Access 117 V	
128Ah	REG128A	15:8	Reserved.	
128Ah	- STGEN_SCAN_RATE_SEL[4:0]		<u> </u>	
128Ah	-	15:8	Reserved.	
128Ah	- STGEN_SCAN_RATE_SEL[4:0]	15:8 7:3	Reserved. Scan rate timer period (4ms~35ms). System timing gen mode. 2'b00: one-shot mode.	
128Ah 128Bh	- STGEN_SCAN_RATE_SEL[4:0] STGEN_SYNC_MODE[1:0]	15:8 7:3 2:1	Reserved. Scan rate timer period (4ms~35ms). System timing gen mode. 2'b00: one-shot mode. 2'b01: free-run mode.	
	- STGEN_SCAN_RATE_SEL[4:0] STGEN_SYNC_MODE[1:0] STGEN_SW_TRIG	15:8 7:3 2:1	Reserved. Scan rate timer period (4ms~35ms). System timing gen mode. 2'b00: one-shot mode. 2'b01: free-run mode. System timing gen software one-shot trigger.	



ANA2	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	ATGEN_SYNC_MODE	0	0: Freerun; 1: vcom_sync.	
128Ch	REG128C	15:0	Default : 0x0000 Access : R/W	
	-	15:14	Reserved.	
	SMP_N2[8:0]	13:5	N2, edge numbers per re-sync, 0:1.	
	SMP_N1[4:0]	4:0	N1, samples per edge triggered, 0:1.	
128Dh	REG128D	15:0	Default : 0x0000 Access : R/W	
	-	15:9	Reserved.	
	SMP_NUM0[8:0]	8:0	Sample number for subframe 0. (if subrame>4, all sample numbers will follow SMP_NUM0).	
128Eh	REG128E	15:0	Default: 0x0000 Access: R/W	
	-	15:9	Reserved.	
	SMP_NUM1[8:0]	8:0	Sample number for subframe 1.	
128Fh	REG128F	15:0	Default : 0x0000 Access : R/W	
	UI TO	15:9	Reserved.	
	SMP_NUM2[8:0]	8:0	Sample number for subframe 2.	
1290h	REG1290	15:0	Default : 0x0000 Access : R/W	
	- IN 1	15:9	Reserved.	
	SMP_NUM3[8:0]	8:0	Sample number for subframe 3.	
1291h	REG1291	15:0	Default : 0x0000 Access : R/W	
	-	15:12	Reserved.	
	SYNC_DET_TOUT[11:0]	11:0	Sync. Detection timeout, step 4T, 0: no timeout.	
1292h	REG1292	15:0	Default : 0x0000 Access : R/W	
	-	15:14	Reserved.	
	CHARGE_RST_DUR[7:0]	13:6	Charge(SW1) duration, step 8T, 0: 8T.	
	PRE_IDLE_DUR[5:0]	5:0	Pre idle duration, step 4T, 0: no pre_idle.	
1293h	REG1293	15:0	Default : 0x0000 Access : R/W	
	SW2R_2_SW3R_DLY[3:0]	15:12	SW2 rising to SW3 rising, step 8T, 0:0.	
	SW1F_2_SW2R_DLY[3:0]	11:8	SW1 falling to SW2 rising, step 8T, 0:8T.	
	SW1R_2_SW5R_DLY[7:0]	7:0	SW1 rising to SW5 rising, step 8T, 0:8T.	
1294h	REG1294	15:0	Default : 0x0000 Access : R/W	
	-	15:12	Reserved.	
	SW3F_2_SW2F_DLY[3:0]	11:8	SW3 falling to SW2 falling, step 8T, 0:0.	
	RST_DUR[7:0]	7:0	Reset duration, step 8T, 0: 8T.	



ANA2	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
1295h	REG1295	15:0	Default : 0x0000	Access : R/W
	-	15:10	Reserved.	
	SW2F_2_SW4R_DLY[1:0]	9:8	SW2 falling to SW4 rising non-	overlapping, step 4T, 0:4T.
	DUMP_DUR[7:0]	7:0	SW2 duration, step 8T, 0:8T.	
1296h	REG1296	15:0	Default : 0x0000	Access : R/W
	-	15:10	Reserved.	
	POST_IDLE0_DUR[9:0]	9:0	Post idle time 0, step 1T, 0: no	o post idle.
1297h	REG1297	15:0	Default : 0x0000	Access : R/W
	INDIGIN	15: <mark>1</mark> 0	Reserved.	
	POST_IDLE1_DUR[9:0]	9:0	Post idle time 1, step 1T, 0: no	o post idle.
1298h	REG1298	15:0	Default : 0x0000	Access : R/W
	SW4R_2_SMPR_DLY[3:0]	15:12	SW4 rising to sample start delay, step 8T, 0:8T.	
1	FOR YUL-	11:10	Reserved.	T-1 HI
	POST_IDLE2_DUR[9:0]	9:0	Post idle time 2, step 1T, 0; no post idle.	
1299h	REG1299	15:0	Default : 0x0000	Access : R/W
	ADC_LAT_DLY[3:0]	15:12	Adc analog + digital pipe dela	у.
	ADC_CONV_DUR[3:0]	11:8	Adc conversion duration due t	o pipe delay after 12 samples
	/	X	input is done, step 4T, 0:4T.	
	ADCPDF_2_SMPR_DLY[3:0]	7:4	be fixed to 40T, 0:0, , may ha	e sample start, step 4T, should ve 0~4T variation.
	SMPR_2_SW4F_DLY[3:0]	3:0	Sample start to SW4 falling de	
	Inter	75	delay for 12 sampling input, 0	
129Ah	REG129A	15:0	Default: 0x0000	Access : R/W
	-	15:13	Reserved.	
	PH_DLY_STEP[4:0]	12:8	Phase delay step for phase tra	
	SF_IDLE_DUR[7:0]	7:0	Idle duration between subfran	T i
129Bh	REG129B	15:0	Default : 0x0000	Access : R/W
	-	15:13	Reserved.	
	PH_DLY_R_BASE[12:0]	12:0	Phase delay sweep initial value	
129Ch	REG129C	15:0	Default : 0x0000	Access : R/W
	-	15:13	:13 Reserved.	
	PH_DLY_F_BASE[12:0]	12:0	Phase delay sweep initial value	T .
129Dh	REG129D	15:0	Default : 0x0000	Access : R/W



Doc.No.: 2013070444				
ANA2	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	DET_AF_RSTF[3:0]	15:12	Analog dropping window after 0:8T.	reset(SW1) falling, step 8T,
	DET_BF_RSTF[3:0]	11:8	Analog dropping window befor 0:8T.	re reset(SW1) falling, step 8T,
	DET_AF_SW3F[3:0]	7:4	Analog dropping window after	SW3 falling, step 8T, 0:8T.
	DET_BF_SW3F[3:0]	3:0	Analog dropping window before	re SW3 falling, step 8T, 0:8T.
129Eh	REG129E	15:0	Default : 0x0000	Access : R/W
	100	15:13	Reserved.	4.4
	ADC_DESP_CODE[12:0]	12:0	ADC de-spreading code (cente	r value).
12B0h	REG12B0	15:0	Default: 0x0000	Access : RO
	-	15:2	Reserved.	
	VCOM_FDET_TOUT_FLAG	1	Vcom freq. Detection timeout flag.	
	VCOM_FDET_DONE	0	Vcom freq. Detection done flag.	以进订
12B1h	REG12B1	15:0	Default : 0x0000	Access : RO
	VCOM_FDET_H_DUR[15:0]	15:0	Vcom freq. Detection high duration results.	
12B2h	REG12B2	15:0	Default : 0x0000	Access : RO
	1 1 72	15:2	Reserved.	1 7
	VCOM_FDET_H_DUR[17:16]	1:0	See description of '12B1h'.	
12B3h	REG12B3	15:0	Default: 0x0000	Access : RO
	VCOM_FDET_L_DUR[15:0]	15:0	Vcom freq. Detection low duration results.	Only
12B4h	REG12B4	15:0	Default : 0x0000	Access : RO
	-	15:2	Reserved.	
	VCOM_FDET_L_DUR[17:16]	1:0	See description of '12B3h'.	
12B6h	REG12B6	15:0	Default : 0x0000	Access : RO
	VCOM_SYNC_H_AVG16[15:0]	15:0	Vcom high duration monitoring	<u></u>
12B7h	REG12B7	15:0	Default : 0x0000	Access : RO
	VCOM_SYNC_L_AVG16[15:0]	15:0	Vcom low duration monitoring	•
12B8h	REG12B8	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	VCOM_AMP_AVG16[12:0]	12:0	Vcom amplitude monitoring.	
12C0h	REG12C0	15:0	Default : 0x0000	Access : RO



ANA2	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	-	15:9	Reserved.	
	ADC_CAL_DONE	8		
	ADC_CALOUT[7:0]	7:0		
12C6h	REG12C6	15:0	Default : 0x0000	Access : RO
	-	15:1	Reserved.	
	GAIN_TRAIN_DONE	0	Vcom gain training done flag.	
12C7h	REG12C7	15:0	Default : 0x0000 Access : RO	
	MCL	15:13	Reserved.	احالمام
	ADC_DATA_G0[12:0]	12:0	Vcom gain training results.	
12C8h	REG12C8	15:0	Default : 0x0000	Access : RO
	-	15:13		
	ADC_DATA_G1[12:0]	12:0		
12C9h	REG12C9	15:0	Default : 0x0000	Access : RO
		15:13	Reserved.	LUE VIV
	ADC_DATA_G2[12:0]	12:0	Vcom gain training results.	
12CAh	REG12CA	15:0	Default : 0x0000	Access : RO
	- I) +	15:13	Reserved.	
	ADC_DATA_G3[12:0]	12:0	Vcom gain training results.	CHI
12CBh	REG12CB	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G4[12:0]	12:0	Vcom gain training results.	Only
12CCh	REG12CC	15:0	Default : 0x0000	Access : RO
	2110011	15:13	Reserved.	
	ADC_DATA_G5[12:0]	12:0	Vcom gain training results.	
12CDh	REG12CD	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G6[12:0]	12:0	Vcom gain training results.	
12CEh	REG12CE	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G7[12:0]	12:0	Vcom gain training results.	T
12CFh	REG12CF	15:0	Default : 0x0000	Access : RO
	- 15:13 Reserved.			
	ADC_DATA_G8[12:0]	12:0	Vcom gain training results.	1
12D0h	REG12D0	15:0	Default : 0x0000	Access : RO



ΔΝΔ2	ANA2 Register (Bank = 12)				
	Ī	D:+	Description		
Index	Mnemonic	Bit	Description		
	-	15:13	Reserved.		
	ADC_DATA_G9[12:0]	12:0	Vcom gain training results.	Ī	
12D1h	REG12D1	15:0	Default : 0x0000	Access : RO	
	-	15:13	Reserved.		
	ADC_DATA_GA[12:0]	12:0	Vcom gain training results.		
12D2h	REG12D2	15:0	Default : 0x0000	Access : RO	
	-	15:13	Reserved.		
	ADC_DATA_GB[12:0]	12:0	Vcom gain training results.	ontial	
12D3h	REG12D3	15:0	Default: 0x0000	Access : RO	
		15:13	Reserved.		
	ADC_DATA_GC[12:0]	12:0	Vcom gain training results.		
12D4h	REG12D4	15:0	Default : 0x0000	Access : RO	
	FOR YOU-	15:13	Reserved.	V.H 7-1-	
	ADC_DATA_GD[12:0]	12:0	Vcom gain training results.	NU DUN	
12D5h	REG12D5	15:0	Default : 0x0000	Access : RO	
		15:13	Reserved.		
	ADC_DATA_GE[12:0]	12:0	Vcom gain training results.		
12D6h	REG12D6	15:0	Default : 0x0000	Access : RO	
	1 1 42	15:13	Reserved.	1 7	
	ADC_DATA_GF[12:0]	12:0	Vcom gain training results.		
12E0h	REG12E0	15:0	Default: 0x0000	Access : R/W	
	STGEN_TST_S_SEL[3:0]	15:12	Stgen status selection.	Univ	
	STGEN_TST_B_SEL[3:0]	11:8	Stgen testbus selection.		
	TGEN_TST_S_SEL[3:0]	7:4	Tgen status selection.	19.1	
	TGEN_TST_B_SEL[3:0]	3:0	Tgen testbus selection.		
12E1h	REG12E1	15:0	Default : 0x0000	Access : R/W	
	FDET_TST_S_SEL[3:0]	15:12	Fdet status selection.		
	FDET_TST_B_SEL[3:0]	11:8	Fdet testbus selection.		
	GTRAIN_TST_S_SEL[3:0]	7:4	Gtrain status selection.		
	GTRAIN_TST_B_SEL[3:0]	3:0	Gtrain testbus selection.		
12E2h	REG12E2	15:0	Default : 0x0000	Access : R/W	
	ATFSM_TST_S_SEL[3:0]	15:12	Atfsm status selection.		
	ATFSM_TST_B_SEL[3:0]	11:8	Atfsm testbus selection.		
	VGEN_TST_S_SEL[3:0]	7:4	Vgen status selection.		



Doc.No.: 2013070444				
ANA2	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	VGEN_TST_B_SEL[3:0]	3:0	Vgen testbus selection.	
12E3h	REG12E3	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	ATANA_TST_B1_SEL[5:0]	13:8	Atana testbus1 selection.	
	-	7:6	Reserved.	
	ATANA_TST_B0_SEL[5:0]	5:0	Atana testbus0 selection.	
12E4h	REG12E4	15:0	Default : 0x0000	Access : R/W
	MCL	15:14	Reserved.	antial
	ATANA_TST_B3_SEL[5:0]	13:8	Atana testbus3 selection.	
	1 10 001	7:6	Reserved.	
	ATANA_TST_B2_SEL[5:0]	5:0	Atana testbus2 selection.	
12E5h	REG12E5	15:0	Default : 0x0000	Access : R/W
	FOR YU-	15:14	Reserved.	下二十二十二
	ATGEN_DPAT_EN	13	13 Atgen internal desp pattern enable.	
	ATGEN_DPAT_INI[12:0]	12:0	Atgen internal desp pattern in	itial value.
12EAh	REG12EA	15:0	Default : 0x0000	Access : RO
	TGEN_TST_S[15:0]	15:0	Tgen status.	
12F0h	REG12F0	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED0[15:0]	15:0	Reserved.	1 -
12F1h	REG12F1	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED1[15:0]	15:0	Reserved.	Only
12F2h	REG12F2	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED2[15:0]	15:0	Reserved.	91117
12F3h	REG12F3	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED3[15:0]	15:0	Reserved.	1
12F4h	REG12F4	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED4[15:0]	15:0	Reserved.	1
12F5h	REG12F5	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED5[15:0]	15:0	Reserved.	
12F6h	REG12F6	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED6[15:0]	15:0	Reserved.	
12F7h	REG12F7	15:0	Default : 0x0000	Access : R/W
	ANA2_RESERVED7[15:0]	15:0	Reserved.	



FILTER Register (Bank = 13)

FILTER Register (Bank = 13)					
Index	Mnemonic	Bit	Description		
1380h~	-	-	Default :-	Access :-	
139Eh	-	-	Reserved.		
139Fh	REG139F	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS15[15:0]	15:0	0x3E. Fir_check_sum.		
13A0h	REG13A0	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS16[15:0]	15:0	0x40.	antial	
13A1h	REG13A1	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS17[15:0]	15:0	0x42.	Official	
13A2h	REG13A2	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS18[15:0]	15:0	0x44.	- NT NT	
13A3h	REG13A3	15:0	Default: 0x0000	Access : RO	
	FILTER_STATUS19[15:0]	15:0	0x46.	N I III	
13A4h	REG13A4	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS20[15:0]	15:0	0x48.		
13A5h	REG13A5	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS21[15:0]	15:0	0x4A.	TH	
13A6h	REG13A6	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS22[15:0]	15:0	0x4C.		
13A7h	REG13A7	15:0	Default: 0x0000	Access : RO	
	FILTER_STATUS23[15:0]	15:0	0x4E.	Univ	
13A8h	REG13A8	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS24[15:0]	15:0	0x50.	170.1	
13A9h	REG13A9	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS25[15:0]	15:0	0x52.		
13AAh	REG13AA	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS26[15:0]	15:0	0x54.		
13ABh	REG13AB	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS27[15:0]	15:0	0x56.		
13ACh	REG13AC	15:0	Default: 0x0000	Access : RO	
	FILTER_STATUS28[15:0]	15:0	0x58.		
13ADh	REG13AD	15:0	Default : 0x0000	Access : RO	
	FILTER_STATUS29[15:0]	15:0	0x5A.		



FILTER Register (Bank = 13)				
Index	Mnemonic	Bit	Description	
13AEh	REG13AE	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS30[15:0]	15:0	0x5C.	
13AFh	REG13AF	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS31[15:0]	15:0	0x5E.	
13B0h	REG13B0	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS32[15:0]	15:0	0x60.	
13B1h	REG13B1	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS33[15:0]	15:0	0x62.	a a Lind
13B2h	REG13B2	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS34[15:0]	15:0	0x64.	Circiai
13B3h	REG13B3	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS35[15:0]	15:0	0x66.	- NT NT
13B4h	REG13B4	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS36[15:0]	15:0	0x68.	人儿田川人
13B5h	REG13B5	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS37[15:0]	15:0	0x6A.	
13B6h	REG13B6	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS38[15:0]	15:0	0x6C.	
13B7h	REG13B7	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS39[15:0]	15:0	0x6E.	
13B8h	REG13B8	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS40[15:0]	15:0	0x70.	Univ
13B9h	REG13B9	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS41[15:0]	15:0	0x72.	
13BAh	REG13BA	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS42[15:0]	15:0	0x74.	
13BBh	REG13BB	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS43[15:0]	15:0	0x76.	
13BCh	REG13BC	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS44[15:0]	15:0	0x78.	
13BDh	REG13BD	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS45[15:0]	15:0	0x7A.	
13BEh	REG13BE	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS46[15:0]	15:0	0x7C.	



FILTER Register (Bank = 13)				
Index	Mnemonic	Bit	Description	
13BFh	REG13BF	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS47[15:0]	15:0	0x7E.	
13C0h	REG13C0	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS48[15:0]	15:0	0x80.	
13C1h	REG13C1	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS49[15:0]	15:0	0x82.	
13C2h	REG13C2	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS50[15:0]	15:0	0x84.	
13C3h	REG13C3	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS51[15:0]	15:0	0x86.	Circiai
13C4h	REG13C4	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS52[15:0]	15:0	0x88.	/ \J \T
13C5h	REG13C5	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS53[15:0]	15:0	0x8A.	人用 川 V
13C6h	REG13C6	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS54[15:0]	15:0	0x8C.	
13C7h	REG13C7	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS55[15:0]	15:0	0x8E.	
13C8h	REG13C8	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS56[15:0]	15:0	0x90.	
13C9h	REG13C9	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS57[15:0]	15:0	0x92.	Univ
13CAh	REG13CA	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS58[15:0]	15:0	0x94.	4-W-3
13CBh	REG13CB	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS59[15:0]	15:0	0x96.	
13CCh	REG13CC	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS60[15:0]	15:0	0x98.	
13CDh	REG13CD	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS61[15:0]	15:0	0x9A.	



PM_ANA_CAL Register (Bank = 14)

PM_ANA_CAL Register (Bank = 14)					
Index	Mnemonic	Bit	Description	Description	
1480h	REG1480	15:0	Default : 0x0000	Access : R/W	
	PM_ANA_CAL_LOG[15:0]	15:0	Analog calibration log.		
1481h	REG1481	15:0	Default : 0x0000	Access : R/W	
	PM_ANA_CAL_LOG[31:16]	15:0	See description of '1480h'.		
14B0h	REG14B0	15:0	Default : 0x0004	Access : R/W	
	T	15	Reserved.	100 100 10020	
	PM_IIC_ID[6:0]	14:8	Pm no clock iic id.	ontial	
	- IVI DLdI	7:3	Reserved.		
	PM_IIC_SOFT_RST	2	Pm no clock iic software reset.		
	-	1:0	Reserved.		
14B1h	REG14B1	15:0	Default : 0x0000	Access : R/W	
	FOR YES	15:1	Reserved.	マ・田子	
1	PM_IIC_WAKEUP_CLR	0	Pm no clock iic wake up clear.	NUBIL	

CHIPTOP Register (Bank = 1E)

CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description	
1E80h	-	15:0	Default : -	Access : -
~1E81h	- T	-	Reserved.	
1E91h	REG1E91	15:0	Default : 0x0000	Access : R/W
	CKG_SPI_CLK[3:0]	15:12	Spi clock setting; [0]: Spi clock gated. [1]: Spi clock invert. [3:2]: spi clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	Office



CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description	
	CKG_UART_CLK[3:0]	11:8	Uart clock setting; [0]: Uart clock gated. [1]: Uart clock invert. [3:2]: uart clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	
	1401	7:6	Reserved.	
	CKG_FRO_DIV4_CLK[1:0]	5:4	Fro_div4 clock setting; [0]: Fro_div4 clock gated. [1]: Fro_div4 clock invert.	
	CKG_MCU_CLK[3:0]	3:0	Mcu clock setting; [0]: Mcu clock gated. [1]: Mcu clock invert. [3:2]: mcu clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	
1E92h	REG1E92	15:0	Default : 0x0511 Access : R/W	
	CKG_DB_CLK[3:0]	15:12	Db bus clock setting; [0]: Db bus clock gated. [1]: Db bus clock invert. [3:2]: db bus clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	
	CKG_DELTA_C_CLK[1:0]	11:10	Delta_c clock setting; [0]: Delta_c clock gated. [1]: Delta_c clock invert.	
	CKG_CHIP_TGEN_CLK[1:0]	9:8	Cthcap frame clock setting; [0]: Analog timing gen clock gated. [1]: Analog timing gen clock invert.	



CHIPT	CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description		
	CKG_CTS_FILTER_CLK[3:0]	7:4	Cts_filter clock setting; [0]: Cts_filter clock gated. [1]: Cts_filter clock invert. [3:2]: cts_filter clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
	CKG_ANA_TGEN_CLK[3:0]	3:0	Cthcap frame clock setting; [0]: Analog timing gen clock gated. [1]: Analog timing gen clock invert. [3:2]: analog timing gen clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
1E93h	REG1E93	15:0	Default : 0x0410 Access : R/W		
	CKG_SSPI_CLK[3:0]	15:12	Sspi clock setting; [0]: Sspi clock gated. [1]: Sspi clock invert. [3:2]: sspi clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
	CKG_DW_IIC_CLK[3:0]	11:8	DW_IIC clock setting; [0]: Dw_iic clock gated. [1]: Dw_iic clock invert. [3:2]: dw_iic clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		



CHIPTO	CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description		
	CKG_DATA_FILTER_CLK[3:0]	7:4	Data_filter clock setting; [0]: Data_filter clock gated. [1]: Data_filter clock invert. [3:2]: data_filter clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
1	CKG_EFUSE_CLK[3:0]	3:0	Efuse clock setting; [0]: Efuse clock gated. [1]: Efuse clock invert. [3:2]: efuse clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	ential	
1EB0h	REG1EB0	15:0	Default : 0x0000	Access : RO	
	GPIO_IN[15:0]	15:0	PAD_GPIO_IN[15:0].		
1EB1h	REG1EB1	15:0	Default : 0x0000	Access : R/W	
	GPIO_OUT[15:0]	15:0	PAD_GPIO_OUT[15:0].	H	
1EB2h	REG1EB2	15:0	Default : 0xFFFF	Access : R/W	
	GPIO_OEN[15:0]	15:0	PAD_GPIO_OEN[15:0].		
1EFEh		15:0	Default : -	Access : -	
~1EFFh	Intorr	17	Reserved.	Only	

REGISTER TABLE REVISION HISTORY

Date	Bank	Register
08/27/2012		Created first version.