

MSG2133A Capacitive Touch Panel Controller

Preliminary Data Sheet Version 0.3

科技有限公司 Internal Use Only

MStar Confidential for 深圳市海派通讯 科技有限公司 Internal Use Only

© 2012 MStar Semiconductor, Inc. All rights reserved.

MStar Semiconductor makes no representations or warranties including, for example but not limited to, warranties of merchantability, fitness for a particular purpose, infringement of any intellectual property right or the accuracy or completeness of this document, and reserves the right to make changes without further notice to any products herein to improve reliability, function or design. No responsibility is assumed by MStar Semiconductor arising out of the application or user of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

MStar is a trademark of MStar Semiconductor, Inc. Other trademarks or names herein are only for identification purposes only and owned by their respective owners.



REVISION HISTORY

Revision No.	Description	Date
0.1	Ÿ Initial release	09/03/2012
0.2	Ÿ Updated mechanical dimensions	10/22/2012
0.3	Ϋ́ Updated mechanical dimensions (D2/E2)	12/20/2012

MStar Confidential for 深圳市海派通讯 科技有限公司 Internal Use Only




FEATURES

- n Capacitive Touch Screen Controller
 - Ÿ Supports up to 30 sensors
 - Ÿ Supports screen size up to 5"
 - Ÿ X, Y resolution up to 2048 pixels x 2048 pixels
 - Ÿ Programmable reporting rate: max 5ms/report
 - Ÿ Accurate single-touch coordinate report and two-touch gesture
 - Ÿ Automatic background capacitance tracking
 - Ÿ 14-bit ADC

- n Hardware
 - Ÿ 32-bit MCU
 - SRAM embedded
 - Ÿ 12C slave interface, up to 400Kb/s
 - Ÿ Built-in oscillator
- n Operation Voltage
 - 2.8V ~ 3.3V
- n Misc.
 - Ÿ UQFN-40 package


GENERAL DESCRIPTION

The MSG2133A is a capacitive touch screen controller. The internal ADC & DSP circuitry implement high-accuracy self-capacitance measurement. A 32-bit MCU with embedded flash provides programmability to suffice different requirements of various touch screen designs.





PIN DIAGRAM (MSG2133A)





PIN DESCRIPTION

Capacitive Touch Sensor Interface

Pin Name	Pin Type	Function	Pin
CAP_SENSE00	Analog Input	Capacitive touch sensor input	10
CAP_SENSE01	Analog Input	Capacitive touch sensor input	11
CAP_SENSE02	Analog Input	Capacitive touch sensor input	12
CAP_SENSE03	Analog Input	Capacitive touch sensor input	13
CAP_SENSE04	Analog Input	Capacitive touch sensor input	14
CAP_SENSE05	Analog Input	Capacitive touch sensor input	15
CAP_SENSE06	Analog Input	Capacitive touch sensor input	16
CAP_SENSE07	Analog Input	Capacitive touch sensor input	17
CAP_SENSE08	Analog Input	Capacitive touch sensor input	18
CAP_SENSE09	Analog Input	Capacitive touch sensor input	19
CAP_SENSE10	Analog Input	Capacitive touch sensor input	20
CAP_SENSE11	Analog Input	Capacitive touch sensor input	21
CAP_SENSE12	Analog Input	Capacitive touch sensor input	22
CAP_SENSE13	Analog Input	Capacitive touch sensor input	23
CAP_SENSE14	Analog Input	Capacitive touch sensor input	24
CAP_SENSE15	Analog Input	Capacitive touch sensor input	26
CAP_SENSE16	Analog Input	Capacitive touch sensor input	27
CAP_SENSE17	Analog Input	Capacitive touch sensor input	28
CAP_SENSE18	Analog Input	Capacitive touch sensor input	29
CAP_SENSE19	Analog Input	Capacitive touch sensor input	30
CAP_SENSE20	Analog Input	Capacitive touch sensor input	31
CAP_SENSE21	Analog Input	Capacitive touch sensor input	32
CAP_SENSE22	Analog Input	Capacitive touch sensor input	33
CAP_SENSE23	Analog Input	Capacitive touch sensor input	34
CAP_SENSE24	Analog Input	Capacitive touch sensor input	35
CAP_SENSE25	Analog Input	Capacitive touch sensor input	36
CAP_SENSE26	Analog Input	Capacitive touch sensor input	37
CAP_SENSE27	Analog Input	Capacitive touch sensor input	38
CAP_SENSE28	Analog Input	Capacitive touch sensor input	39
CAP_SENSE29	Analog Input	Capacitive touch sensor input	40



Host Interface

Pin Name	Pin Type	Function	Pin
CHIP_EN	Input w/ 5V-tolerant	Chip Enable	8
EXT_CLK	Input w/ 5V-tolerant	External Sync Clock Input	3
SDA	I/O w/ 5V-tolerant	I ² C Serial Data Input/Output	4
SCL	I/O w/ 5V-tolerant	I ² C Serial Clock Input/Output	5
INT	I/O w/ 5V-tolerant	Interrupt signal; active low	6

GPIO Interface

Pin Name	Pin Type	Function	Pin
GPIO0/	I/O w/ 5V-tolerant	General Purpose Input/Output; 4mA driving strength/	1
GR	analog output	Guard ring driver output	41

Power Pins

Pin Name	Pin Type	Function	Pin
VDD_28	2.8V Power	2.8V~3.3V power supply; connect 1uF capacitor to Ground	9
VLDO_24	2.4V Power	Internally generated reference voltage; connect 1uF capacitor to Ground	25
VDD_12	1.2V Power	Internally generated digital power supply; connect 1uF capacitor to Ground	7
GND	Ground	Ground ^{Note}	2

Note: E-pad should be connected to system GND net.

Internal Use Only



ELECTRICAL SPECIFICATIONS

Parameter	Min	Тур	Max	Unit
DIGITAL INPUTS				
Input Voltage 1, High (V _{IH1}) ¹	1			V
Input Voltage 2, High (V _{IH2}) ²	2.1			V
Input Voltage, Low (V _{IL})			0.5	V
DIGITAL OUTPUTS				
Output Voltage, High (V _{ОН1}) ³		See Note3		V
Output Voltage, High (V _{OH2}) ⁴	V _{VDD} - 0.1	e .		
Output Voltage, Low (V _{oL})	On	tid	0.1	V

Specifications are subjected to change without notice.

Notes:

- V_{IH1} includes pins EXT_CLK, CHIP_EN, SDA, SCL, INT.
- V_{IH2} refers to other digital pins.
- V_{OH1} is for INT output voltage level which is programmable by registers. Typical values are 1.2V/1.5V/1.8V/V_{VDD}.
- V_{OH2} refers to other digital pins.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply	V _{VDD}	2.8	P-7 -	3.3	V
Ambient Operating Temperature	T _A	-20	1	85	°C
Junction Temperature	T	71	4	125	°C

Absolute Maximum Ratings

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply	V_{VDD})		3.6	V
Analog Input Voltage	V _{INANA}			V_{VDD}	V
Digital Input Voltage	V_{INDIG}			5	V
Storage Temperature	T _{STG}	-40		85	°C


Note: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and does not imply functional operation of the device. Exposure to absolute maximum ratings for extended periods may affect device reliability.



ORDERING GUIDE

Part Number	Temperature Range	.	Package Option
MSG2133A	-20°C to +85°C	UQFN	40

MARKING INFORMATION



DISCLAIMER

MSTAR SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. RESPONSIBILITY IS ASSUMED BY MSTAR SEMICONDUCTOR ARISING OUT OF THE APPLICATION OR USER OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.





Electrostatic charges accumulate on both test equipment and human body and can discharge without detection. MSG2133A comes with ESD protection circuitry; however, the device may be permanently damaged when subjected to high energy discharges. The device should be handled with proper ESD precautions to prevent malfunction and performance degradation.

Internal Use O



MECHANICAL DIMENSIONS





C	M	illimeter				
Symbol	Min.	Nom.	Max.	Min.	Nom.	Max.
A	0.55	0.6	0.65	0.022	0.024	0.026
D	4.9	5	5.1	0.193	0.197	0.201
E	4.9	5	5.1	0.193	0.197	0.201
D2	3.56	1	3.8	0.140	-	0.150
E2	3.56	1	3.8	0.140	1	0.150
b	0.15	0.2	0.25	0.006	0.008	0.010
е	0.35	0.4	0.45	0.014	0.016	0.018

Note: Do NOT route any traces or put any through holes below MStar IC. There should only be ground plane in this area. E-pad should be connected to system GND net.



REGISTER DESCRIPTION

ANA1 Register (Bank = 11)

	Register (Bank = 11)				
Index	Mnemonic	Bit	Description		
1180h	REG1180	15:0	Default : 0x00FF	Access : R/W	
	TGEN_SOFT_RST[15:0]	15:0	Analog timing gen software reset, 1: reset, 0: norn operation.		
1181h	REG1181	15:0	Default : 0x0000	Access : R/W	
	-	15:13	Reserved.	3000 1000	
	AFE_RMODE_EN	12	Afe r-mode enable, 1:en	able, 0:disable.	
	TST_PWR_EN	11	Some sensor PADs powe mode, 1:enable, 0:disable	r switc <mark>h</mark> to PVDD for test e.	
	SHIELDING_EN	10	Enable shielding path to	sensor00 (directly to PAD).	
	DRV_VSUB_EXT_EN	9	Driver external Csub mod	de enable control.	
,	HI_SLEW_EN	8	Driver high slew rate mo	de enable.	
	CAL_EN	7	Driver calibration mode	enable.	
	DRV_CP_EN	6	Driver current comparate	or enable.	
	DRV_PRE_EN	5	Driver, pre_driver enable).	
	CTH_BIAS_EN	4	C_touch_atop bias gen e	nable.	
	REFBUF_EN	3	ADC 1.2V buffer enable.		
	LDO_EN	2	Ref_top LN_LDO24 enab	le.	
	IGEN_EN	1	Ref_top igen enable.		
	BG_EN	0	Bandgap reference enab	le.	
1182h	REG1182	1 5:0	Default : 0x0000	Access : R/W	
	111001110	15	Reserved.		
	AFE_CS_SENSOR[4:0]	14:10	Afe compensation cap 5t mode.	oits selection for sensor	
	AFE_CS_BUTTON[4:0]	9:5	Afe compensation cap 5k mode.	oits selection for button	
	AFE_CFB_SENSOR[1:0]	4:3	Afe cfb 2bit selection for	sensor mode.	
	AFE_CFB_BUTTON[1:0]	2:1	Afe cfb 2bit selection for	button mode.	
	AFE_CAL_CAP_ON	0	Afe calibrationcap on/off control, 1:on, 0:off.		
1183h	REG1183	15:0	Default : 0x0000	Access : R/W	
	-	15	Reserved.		
	DRV_CURR_LVL[2:0]	14:12	2 Driver current comparator current threshold 3bits selection.		



013070601			
Register (Bank = 11)			
Mnemonic	Bit	Description	
DRV_CS_SEL[2:0]	11:9	Driver compensation 3bi	t selection.
-	8:0	Reserved.	
REG1184	15:0	Default : 0x0000	Access : R/W
DRV_MUX_SYNC[15:0]	15:0	Driver mux selection for sync mode, set to sensor used in sync mode.	
REG1185	15:0	Default : 0x0000	Access : R/W
DRV_MUX_SYNC[31:16]	15:0	See description of '1184h	n'.
REG1186	15:0	Default: 0x0000	Access : R/W
MSTAR (15	Reserved.	nriai
DRV_MUX_SYNC[46:32]	14:0	See description of '1184h	riiciai
REG1187	15:0	Default : 0x0000	Access : R/W
	15:12	Reserved.	
DRV_SW_MODE	11	1: Noise sensing mode. 0: Normal mode.	计前计
DRV_SLEW_LIM_PRE_SW2[2:0]	10:8	Driver SW2 slew rate 3b	its selection.
-	7:6	Reserved.	
DRV_SLEW_LIM_PRE_SW1[2:0]	5:3	Driver SW1 slew rate 3b	its selection.
DRV_REF_SEL[2:0]	2:0	Driver reference voltage	3bits selection.
REG1188	15:0	Default : 0x0000	Access : R/W
-	15:11	Reserved.	
AFE_RC_SEL[1:0]	10:9	Afe 300KHz low pass filter	er R-C selection.
SYNC_PL	8	Driver pull-low selection 0: 1.2V. 1: Pull-low (ground).	bit in sync mode (0V?1.2V?).
LPC_SEL[3:0]	7:4	Driver BPF low-pass filte	r corner 4bits selection.
GAIN_SEL[3:0]	3:0	Driver BPF gain 4bits sel	ection.
REG1189	15:0	Default : 0x0000	Access : R/W
-	15:8	Reserved.	
CT_TST[7:0]	7:0	Reserved.	
REG118A	15:0	Default : 0x0000	Access : R/W
-	15:7	Reserved.	
ADC_GAINCOR_E	6	Odd/even gain cor. Enable.	
	Mnemonic DRV_CS_SEL[2:0] - REG1184 DRV_MUX_SYNC[15:0] REG1185 DRV_MUX_SYNC[31:16] REG1186 - DRV_MUX_SYNC[46:32] REG1187 - DRV_SW_MODE DRV_SLEW_LIM_PRE_SW2[2:0] - DRV_SLEW_LIM_PRE_SW1[2:0] DRV_REF_SEL[2:0] REG1188 - AFE_RC_SEL[1:0] SYNC_PL LPC_SEL[3:0] REG1189 - CT_TST[7:0] REG118A	Mnemonic Bit DRV_CS_SEL[2:0] 11:9 . 8:0 REG1184 15:0 DRV_MUX_SYNC[15:0] 15:0 REG1185 15:0 DRV_MUX_SYNC[31:16] 15:0 REG1186 15:0 - 15 DRV_MUX_SYNC[46:32] 14:0 REG1187 15:0 - 15:12 DRV_SW_MODE 11 DRV_SLEW_LIM_PRE_SW2[2:0] 10:8 - 7:6 DRV_SLEW_LIM_PRE_SW1[2:0] 5:3 DRV_REF_SEL[2:0] 2:0 REG1188 15:0 - 15:11 AFE_RC_SEL[1:0] 10:9 SYNC_PL 8 LPC_SEL[3:0] 7:4 GAIN_SEL[3:0] 7:4 GAIN_SEL[3:0] 7:0 REG118A 15:0 - 15:8 CT_TST[7:0] 7:0 REG118A 15:0	Mnemonic Bit Description



DUC.NU 2	2013070601			
ANA1	Register (Bank = 11)	ſ		
Index	Mnemonic	Bit	Description	
	ADC_CAL_SEL[2:0]	5:3	Adc calibration selection. [2:1]: off/gain/lin; [0]: Odd/even.	
	ADC_CAL	2	Adc calibration enable.	
	ADC_SMP_PH_SEL[1:0]	1:0	Adc sampling phase selection.	
1190h	REG1190	15:0	Default : 0x0000 Access : R/W	
	DET_DEG_TH[7:0]	15:8	Det_out_p/det_out_n deg threshold @ 24MHz.	
	VCOM_DEG_TH[7:0]	7:0	Vcom sync deg threshold @ 24MHz.	
1191h	REG1191	15:0	Default: 0x0000 Access: R/W	
	AVCOM_L_LVL_WAIT_CYC[7:0]	15:8	Low level wait cycles to mask out possible spike noise, step 1T, for debouncing.	
	AVCOM_H_LVL_WAIT_CYC[7:0]	7:0	High level wait cycles to mask out possible spike noise, step 1T, for debouncing.	
1192h	REG1192	15:0	Default : 0x0000 Access : R/W	
		15:10	Reserved.	
,	VCOM_FDET_TOUT[4:0]	9:5	1ms~31ms, roughly 1ms per step, stop freq training if timeout, if set to 0=> no timeout.	
	VCOM_FDET_DUR_NUM[2:0]	4:2	High and low duration counts for freq. Training, 2^N, (2, 4, 8, 16, 32, 64, 128), must be consecutive passed.	
	VCOM_FDET_MODE	1	0: Normal; 1: successive.	
	VCOM_FDET_TRIG	0	Vcom sync freq. Detection trigger.	
1193h	REG1193	15:0	Default : 0x0000 Access : R/W	
	-	15:12	Reserved.	
	EXP_VCOM_H_DUR[11:0]	11:0	High duration spec. Center for freq. Training.	
1194h	REG1194	15:0	Default : 0x0000 Access : R/W	
	-	15:12	Reserved.	
	EXP_VCOM_L_DUR[11:0]	11:0	Low duration spec. Center for freq. Training.	
1195h	REG1195	15:0	Default : 0x0000	
	-	15:10	Reserved.	
			<u> </u>	



	20C.No.: 2013070601					
ANA1	NA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	EXP_VCOM_H_TH[9:0]	9:0	The threshold for freq_training high duration, the high duration spec. Would be high_duration +/- th.			
1196h	REG1196	15:0	Default : 0x0000 Access : R/W			
	-	15:10	Reserved.			
	EXP_VCOM_L_TH[9:0]	9:0	The threshold for freq_training low duration, the low duration spec. Would be low_duration +/- th.			
1197h	REG1197	15:0	Default: 0x0000 Access: R/W			
	IVIDLAI C	15:10	Reserved.			
	DET_MASK[1:0]	9:8	Det_out_p/det_out_p mask. [0]: Det_out_p. [1]: Det_out_n.			
	FOR WELL	7:4	Reserved.			
	VCOM_DEB_DIS[3:0]	3:0	Vcom_sync deg/deb disable. [0]: Ana vcom deg dis. [1]: Ana vcom deb dis. [2]: Ext vcom deg dis. [3]: Det_out_p/det_out_n deg dis.			
119Ah	REG119A	15:0	Default: 0x0000 Access: R/W			
	-	15:12	Reserved.			
	VCOM_GEN_EDGE_SEL[1:0]	11:10	0: Non; 1: rising; 2: falling; 3: rising + falling.			
	VCOM_GEN_SYNC_MODE[1:0]	9:8	0: Freerun counter; 1: analog vcom; 2: ext_vcom; 3: analog + emulated.			
	VCOM_SYNC_SETTLE_EDGE_NUM[5:0]	7:2	Consecutive passed high and low duration counts required for vcom_sync signal (BPF) settling, 1~64 (max. 32 periods).			
	VCOM_GEN_HW_TRIG_DIS	1	Hw sync disable.			
	VCOM_GEN_SW_TRIG	0	Software_resync.			
119Bh	REG119B	15:0	Default : 0x0000 Access : R/W			
	-	15:10	Reserved.			



Doc.No.: 2013070601						
ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	VCOM_SYNC_SETTLE_TOUT[9:0]	9:0	training. Vcom_sync_timeout >> normal operation.	vcom blanking time in phase		
119Ch	REG119C	15:0	Default : 0x0000	Access : R/W		
	EMU_VCOM_PER[15:0]	15:0	Emulated vcom period, f bits.	ill by software, with 13+6		
119Dh	REG119D	15:0	Default : 0x0000	Access : R/W		
	i iocai c	15:3	Reserved.	JI I CI CI I		
	EMU_VCOM_PER[18:16]	2:0	See description of '119Cl	ո'.		
119Eh	REG119E	15:0	Default : 0x0000	Access : R/W		
	FOR WELL	15:12	Reserved.	THE THE		
	EMU_VCOM_H_DUR[11:0]	11:0	Emulated vcom high dur	ation, fill by software.		
119Fh	REG119F	15:0	Default : 0x0000	Access : R/W		
	-	15:12	Reserved.			
	EMU_VCOM_L_DUR[11:0]	11:0	Emulated vcom low duration, fill by software.			
11A0h	REG11A0	15:0	Default : 0x0000	Access : R/W		
		15:10	Reserved.	7		
	VCOM_SYNC_H_TH[9:0]	9:0	The threshold for vcom_ duration spec. Would be emulated_vcor	sync high duration, the high m_high_duration +/- th.		
11A1h	REG11A1	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.	/		
	HPF_BYPASS_DUR[3:0]	13:10	To analog.			
	VCOM_SYNC_L_TH[9:0]	9:0	The threshold for vcom_ duration spec. Would be emulated_vcor	sync low duration, the low m_low_duration +/- th.		
11A3h	REG11A3	15:0	Default : 0x0000	Access : R/W		
	-	15:7	Reserved.			
	GAIN_PEAK_DET_RST_DUR[2:0]	6:4	Rst length settings, 1ms	per step.		
	GAIN_SWITCH_DUR[2:0]	3:1	1~8ms settling settings for each gain.			
	GAIN_TRAIN_TRIG	0	Gain training process trigger.			
11A5h	REG11A5	15:0	Default : 0x0000	Access : R/W		



ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	-	15:2	Reserved.			
	ATGEN_SF_NUM	1	Mode selection for subframe number 0:<=4 or 1:>4.			
	ATGEN_MODE	0	0: Normal; 1: ac noise sensing.			
11A6h	REG11A6	15:0	Default : 0x0000 Access : R/W			
	-	15:1	Reserved.			
	AFE_MUXSEL_MAP_AC_TRIG	0	Ac noise sensing settings loading trigger.			
11A7h	REG11A7	15:0	Default : 0x0000 Access : R/W			
	·MCtar	15:14	Reserved.			
	MUXSEL_AFE1SUB0_AFE1SUB0[5:0]	13:8	ппан			
		7:6	Reserved.			
	MUXSEL_AFEOSUBO_AFEOSUBO[5:0]	5:0	AFE mux sel settings.			
11A8h	REG11A8	15:0	Default : 0x0000 Access : R/W			
	FOR VETIL	15:14	Reserved.			
	MUXSEL_AFE3SUB0_AFE3SUB0[5:0]	13:8	1 THAT IT			
	-	7:6	Reserved.			
	MUXSEL_AFE2SUB0_AFE2SUB0[5:0]	5:0				
11A9h	REG11A9	15:0	Default: 0x0000 Access: R/W			
	· /=	15:14	Reserved.			
	MUXSEL_AFE5SUB0_AFE1SUB1[5:0]	13:8				
	-	7:6	Reserved.			
	MUX <mark>SE</mark> L_AFE4SUB0_AFE0SUB1[5:0]	5:0				
11AAh	REG11AA	15:0	Default: 0x0000 Access: R/W			
		15:14	Reserved.			
	MUXSEL_AFE7SUB0_AFE3SUB1[5:0]	13:8				
	-	7:6	Reserved.			
	MUXSEL_AFE6SUB0_AFE2SUB1[5:0]	5:0				
11ABh	REG11AB	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE9SUB0_AFE1SUB2[5:0]	13:8				
	-	7:6	Reserved.			
	MUXSEL_AFE8SUB0_AFE0SUB2[5:0]	5:0				
11ACh	REG11AC	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE11SUB0_AFE3SUB2[5:0]	13:8				



	DOC.NO.: 20130/0601				
ANA1	Register (Bank = 11)	ſ			
Index	Mnemonic	Bit	Description		
	-	7:6	Reserved.		
	MUXSEL_AFE10SUB0_AFE2SUB2[5:0]	5:0			
11ADh	REG11AD	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE1SUB1_AFE1SUB3[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE0SUB1_AFE0SUB3[5:0]	5:0			
11AEh	REG11AE	15:0	Default: 0x0000 Access: R/W		
	INDIGIC	15:14	Reserved.		
	MUXSEL_AFE3SUB1_AFE3SUB3[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE2SUB1_AFE2SUB3[5:0]	5:0	ALL VICTORIAN		
11AFh	REG11AF	15:0	Default: 0x0000 Access: R/W		
		1 5:14	Reserved.		
	MUXSEL_AFE5SUB1_AFE1SUB4[5:0]	13:8			
		7:6	Reserved.		
	MUXSEL_AFE4SUB1_AFE0SUB4[5:0]	5:0			
11B0h	REG11B0	15:0	Default: 0x0000 Access: R/W		
	1 1 42 4 1	15:14	Reserved.		
	MUXSEL_AFE7SUB1_AFE3SUB4[5:0]	13:8			
	Intorna	7:6	Reserved.		
	MUXSEL_AFE6SUB1_AFE2SUB4[5:0]	5:0	USE UNIV		
11B1h	REG11B1	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE9SUB1_AFE1SUB5[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE8SUB1_AFE0SUB5[5:0]	5:0			
11B2h	REG11B2	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		
	MUXSEL_AFE11SUB1_AFE3SUB5[5:0]	13:8			
	-	7:6	Reserved.		
	MUXSEL_AFE10SUB1_AFE2SUB5[5:0]	5:0			
11B3h	REG11B3	15:0	Default : 0x0000 Access : R/W		
	-	15:14	Reserved.		



Index N		ANA1 Register (Bank = 11)				
• I	Mnemonic	Bit	Description			
M	MUXSEL_AFE1SUB2_AFE1SUB6[5:0]	13:8				
<u> </u>		7:6	Reserved.			
IV	MUXSEL_AFE0SUB2_AFE0SUB6[5:0]	5:0				
11B4h R	REG11B4	15:0	Default : 0x0000 Access : R/W			
<u> </u>		15:14	Reserved.			
N	MUXSEL_AFE3SUB2_AFE3SUB6[5:0]	13:8				
<u> -</u>		7:6	Reserved.			
IV	MUXSEL_AFE2SUB2_AFE2SUB6[5:0]	5:0	nfidantial			
11B5h R	REG11B5	15:0	Default: 0x0000 Access: R/W			
<u> -</u>	1 10 641 6	15:14	Reserved.			
N	MUXSEL_AFE5SUB2_AFE1SUB7[5:0]	13:8				
<u> </u>	New Pres	7:6	Reserved.			
IV	MUXSEL_AFE4SUB2_AFE0SUB7[5:0]	5:0	ナイロンドロート			
11B6h R	REG11B6	15:0	Default: 0x0000 Access: R/W			
<u> </u>		15:14	Reserved.			
N	MUXSEL_AFE7SUB2_AFE3SUB7[5:0]	13:8				
<u> </u>	于八十十二	7:6	Reserved.			
IV	MUXSEL_AFE6S <mark>U</mark> B2_AF <mark>E</mark> 2SU <mark>B</mark> 7[5:0]	5:0	DIA. L			
11B7h R	REG11B7	15:0	Default: 0x0000 Access: R/W			
<u> -</u>		15:14	Reserved.			
N	MUXSEL_AFE9SUB2_AFE1SUB8[5:0]	13:8				
<u> </u>	mema	7:6	Reserved.			
IV	MUXSEL_AFE8SUB2_AFE0SUB8[5:0]	5:0	000 01117			
11B8h R	REG11B8	15:0	Default: 0x0000 Access: R/W			
<u> </u>		15:14	Reserved.			
N	MUXSEL_AFE11SUB2_AFE3SUB8[5:0]	13:8				
<u>-</u>		7:6	Reserved.			
IV	MUXSEL_AFE10SUB2_AFE2SUB8[5:0]	5:0				
11B9h R	REG11B9	15:0	Default : 0x0000 Access : R/W			
<u> -</u>		15:14	Reserved.			
N	MUXSEL_AFE1SUB3_AFE1SUB9[5:0]	13:8				
<u> </u>		7:6	Reserved.			
IV	MUXSEL_AFE0SUB3_AFE0SUB9[5:0]	5:0				
11BAh R	REG11BA	15:0	Default : 0x0000 Access : R/W			



DUC.NO 2	Doc.No.: 2013070601					
ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	-	15:14	Reserved.			
	MUXSEL_AFE3SUB3_AFE3SUB9[5:0]	13:8				
	-	7:6	Reserved.			
	MUXSEL_AFE2SUB3_AFE2SUB9[5:0]	5:0				
11BBh	REG11BB	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE5SUB3_AFE1SUB10[5:0]	13:8				
	-NAC+ C	7:6	Reserved.			
	MUXSEL_AFE4SUB3_AFE0SUB10[5:0]	5:0				
11BCh	REG11BC	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	MUXSEL_AFE7SUB3_AFE3SUB10[5:0]	13:8	サイトアノー			
	TOP VEHILL	7:6	Reserved.			
	MUXSEL_AFE6SUB3_AFE2SUB10[5:0]	5:0				
11BDh <u>F</u>	REG11BD	15:0	Default : 0x0000 Access : R/W			
	-	1 5:14	Reserved.			
	MUXSEL_AFE9SUB3[5:0]	13:8				
		7:6	Reserved.			
	MUXSEL_AFE8SUB3[5:0]	5:0	1212			
11BEh	REG11BE	15:0	Default : 0x0000 Access : R/W			
	Tobous	1 5:14	Reserved.			
	MUXSEL_AFE11SUB3[5:0]	13:8	USE UNIV			
	5	7:6	Reserved.			
	MUXSEL_AFE10SUB3[5:0]	5:0	*****			
11BFh	REG11BF	15:0	Default : 0x0000 Access : R/W			
	AFE_SENSE_MUXSEL[15:0]	15:0	Sensor used for AC noise sensing, enabled sensors			
			must less than 12.			
11C0h	REG11C0	15:0	Default : 0x0000 Access : R/W			
	AFE_SENSE_MUXSEL[31:16]	15:0	See description of '11BFh'.			
11C1h	REG11C1	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	AFE_SENSE_MUXSEL[45:32]	13:0	See description of '11BFh'.			
11C2h	REG11C2	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			



	Doc.No.: 2013070601					
ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	CSUBSEL_AFE1SUB0_AFE1SUB0_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE0SUB0_AFE0SUB0_P0[5:0]	5:0	Subtraction cap selection subframe, PRS=0.	n for each AFE, each		
11C3h	REG11C3	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE3SUB0_AFE3SUB0_P0[5:0]	13:8				
	NACL C	7:6	Reserved.	1.5		
	CSUBSEL_AFE2SUB0_AFE2SUB0_P0[5:0]	5:0	nrige	nrial		
11C4h	REG11C4	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB0_AFE1SUB1_P0[5:0]	13:8				
	FOR WELL	7:6	Reserved.	い、田ゴー		
	CSUBSEL_AFE4SUB0_AFE0SUB1_P0[5:0]	5:0		THI LIV		
11C5h	REG11C5	15:0	Default : 0x0000	Access : R/W		
-	-	15:14	Reserved.			
	CSUBSEL_AFE7SUB0_AFE3SUB1_P0[5:0]	13:8	77			
	·	7:6	Reserved.			
	CSUBSEL_AFE6SUB0_AFE2SUB1_P0[5:0]	5:0	1212			
11C6h	REG11C6	15:0	Default : 0x0000	Access : R/W		
	- T	1 5:14	Reserved.	\sim 1		
	CSUBSEL_AFE9SUB0_AFE1SUB2_P0[5:0]	13:8		niv		
	TITCCITIC	7:6	Reserved.	Office		
	CSUBSEL_AFE8SUB0_AFE0SUB2_P0[5:0]	5:0				
11C7h	REG11C7	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB0_AFE3SUB2_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB0_AFE2SUB2_P0[5:0]	5:0				
11C8h	REG11C8	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE1SUB1_AFE1SUB3_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE0SUB1_AFE0SUB3_P0[5:0]	5:0				



ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
11C9h	REG11C9	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE3SUB1_AFE3SUB3_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE2SUB1_AFE2SUB3_P0[5:0]	5:0				
11CAh	REG11CA	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB1_AFE1SUB4_P0[5:0]	13:8	- F: J	Lila		
	MAIAL	7:6	Reserved.			
	CSUBSEL_AFE4SUB1_AFE0SUB4_P0[5:0]	5:0	11114	ar i Ci Ci Ci		
11CBh	REG11CB	15:0	Default : 0x0000	Access : R/W		
	C New Tree.	15:14	Reserved.			
	CSUBSEL_AFE7SUB1_AFE3SUB4_P0[5:0]	13:8		CTH1-P		
		7:6	Reserved.	VIII VIV		
	CSUBSEL_AFE6SUB1_AFE2SUB4_P0[5:0]	5:0				
11CCh	REG11CC	15:0	Default : 0x0000	Access : R/W		
	+1 ++17	15:14	Reserved.	===		
	CSUBSEL_AFE9SUB1_A <mark>F</mark> E1SUB5_P <mark>0</mark> [5:0]	13:8	2/2	H		
	1 1 42 4 1	7:6	Reserved.	7		
	CSUBSEL_AFE8SUB1_AFE0SUB5_P0[5:0]	5:0		1		
11CDh	REG11CD	15:0	Default : 0x0000	Access : R/W		
		15:14	Reserved.			
	CSUBSEL_AFE11SUB1_AFE3SUB5_P0[5:0]	13:8	000	01111		
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB1_AFE2SUB5_P0[5:0]	5:0		T		
11CEh	REG11CE	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE1SUB2_AFE1SUB6_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE0SUB2_AFE0SUB6_P0[5:0]	5:0		T		
11CFh	REG11CF	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE3SUB2_AFE3SUB6_P0[5:0]	13:8				
	-	7:6	Reserved.			



	JOC.NO.: 2013070601					
ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	CSUBSEL_AFE2SUB2_AFE2SUB6_P0[5:0]	5:0				
11D0h	REG11D0	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB2_AFE1SUB7_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE4SUB2_AFE0SUB7_P0[5:0]	5:0				
11D1h	REG11D1	15:0	Default : 0x0000 Access : R/W			
	·MCL	15:14	Reserved.			
	CSUBSEL_AFE7SUB2_AFE3SUB7_P0[5:0]	13:8	niideniiai			
		7:6	Reserved.			
	CSUBSEL_AFE6SUB2_AFE2SUB7_P0[5:0]	5:0				
11D2h	REG11D2	15:0	Default : 0x0000 Access : R/W			
	FOR VEHILL	15:14	Reserved.			
	CSUBSEL_AFE9SUB2_AFE1SUB8_P0[5:0]	13:8	A LAND TO THE			
	-	7:6	Reserved.			
	CSUBSEL_AFE8SUB2_AFE0SUB8_P0[5:0]	5:0				
11D3h	REG11D3	15:0	Default: 0x0000 Access: R/W			
	. /://	15:14	Reserved.			
	CSUBSEL_AFE11SUB2_AFE3SUB8_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB2_AFE2SUB8_P0[5:0]	5:0				
11D4h	REG11D4	15:0	Default: 0x0000 Access: R/W			
		15:14	Reserved.			
	CSUBSEL_AFE1SUB3_AFE1SUB9_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE0SUB3_AFE0SUB9_P0[5:0]	5:0				
11D5h	REG11D5	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE3SUB3_AFE3SUB9_P0[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE2SUB3_AFE2SUB9_P0[5:0]	5:0				
11D6h	REG11D6	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB3_AFE1SUB10_P0[5:0]	13:8				



Doc.No.: 2013070601					
ANA1 Register (Bank = 11)					
Mnemonic	Bit	Description			
-	7:6	Reserved.			
CSUBSEL_AFE4SUB3_AFE0SUB10_P0[5:0]	5:0				
REG11D7	15:0	Default : 0x0000 Access	: R/W		
-	15:14	Reserved.			
CSUBSEL_AFE7SUB3_AFE3SUB10_P0[5:0]	13:8				
-	7:6	Reserved.			
CSUBSEL_AFE6SUB3_AFE2SUB10_P0[5:0]	5:0				
REG11D8	15:0	Default : 0x0000 Access	: R/W		
Malar	15:14	Reserved.			
CSUBSEL_AFE9SUB3_P0[5:0]	13:8	IIIIGCII	CICAI		
-	7:6	Reserved.			
CSUBSEL_AFE8SUB3_P0[5:0]	5:0	11000	3 \T		
REG11D9	15:0	Default : 0x0000 Access	: R/W		
	1 5:14	Reserved.	DVV		
CSUBSEL_AFE11SUB3_P0[5:0]	13:8				
	7:6	Reserved.			
CSUBSEL_AFE10SUB3_P0[5:0]	5:0		1		
REG11DA	15:0	Default : 0x0000 Access	: R/W		
1 17/	15:14	Reserved.	7		
CSUBSEL_AFE1SUB0_AFE1SUB0_P1[5:0]	13:8				
Tinhausa	7:6	Reserved.			
CSUBSEL_AFE0SUB0_AFE0SUB0_P1[5:0]	5:0		n AFE, each		
REG11DB	15:0		: R/W		
-		<u> </u>			
CSUBSEL AFE3SUBO AFE3SUBO P1[5:0]					
-		Reserved.			
CSUBSEL AFE2SUB0 AFE2SUB0 P1[5:0]					
		Default : 0x0000 Access	: R/W		
-					
CSUBSEL_AFE5SUB0 AFE1SUB1 P1[5:0]	13:8				
-		Reserved.			
CSUBSEL AFE4SUBO AFE0SUB1 P1[5:0]					
REG11DD		Default : 0x0000 Access	: R/W		
	Mnemonic - CSUBSEL_AFE4SUB3_AFE0SUB10_P0[5:0] REG11D7 - CSUBSEL_AFE7SUB3_AFE3SUB10_P0[5:0] - CSUBSEL_AFE6SUB3_AFE2SUB10_P0[5:0] REG11D8 - CSUBSEL_AFE9SUB3_P0[5:0] - CSUBSEL_AFE8SUB3_P0[5:0] REG11D9 - CSUBSEL_AFE1SUB3_P0[5:0] - CSUBSEL_AFE1SUB3_P0[5:0] REG11DA - CSUBSEL_AFE1SUB0_AFE1SUB0_P1[5:0] - CSUBSEL_AFE3SUB0_AFE3SUB0_P1[5:0]	Mnemonic Bit - 7:6 CSUBSEL_AFE4SUB3_AFEOSUB10_PO[5:0] 5:0 REG11D7 15:0 - 15:14 CSUBSEL_AFE7SUB3_AFE3SUB10_PO[5:0] 13:8 - 7:6 CSUBSEL_AFE6SUB3_AFE2SUB10_PO[5:0] 5:0 REG11D8 15:0 - 15:14 CSUBSEL_AFE9SUB3_PO[5:0] 13:8 - 7:6 CSUBSEL_AFE9SUB3_PO[5:0] 5:0 REG11D9 15:0 REG11D9 15:0 CSUBSEL_AFE1SUB3_PO[5:0] 13:8 - 7:6 CSUBSEL_AFE1SUB3_PO[5:0] 5:0 REG11DA 15:0 - 15:14 CSUBSEL_AFE1SUB0_AFE1SUB0_P1[5:0] 13:8 - 7:6 CSUBSEL_AFE0SUB0_AFE0SUB0_P1[5:0] 5:0 REG11DB 15:0 - 7:6 CSUBSEL_AFE3SUB0_AFE3SUB0_P1[5:0] 5:0 REG11DB 15:0 - 7:6 CSUBSEL_AFE2SUB0_A	Minemonic Bit Description 7:6 Reserved.		



	DOC.NO.: 2013070601					
ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	-	15:14	Reserved.			
	CSUBSEL_AFE7SUB0_AFE3SUB1_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE6SUB0_AFE2SUB1_P1[5:0]	5:0				
11DEh	REG11DE	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE9SUB0_AFE1SUB2_P1[5:0]	13:8				
	MCtor	7:6	Reserved.	Loitol		
	CSUBSEL_AFE8SUB0_AFE0SUB2_P1[5:0]	5:0	$\Gamma \Pi \Pi$			
11DFh	REG11DF	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB0_AFE3SUB2_P1[5:0]	13:8	-11-1-	TI VI		
	FOR VEHILL	7:6	Reserved.	7.HT7十		
	CSUBSEL_AFE10SUB0_AFE2SUB2_P1[5:0]	5:0	1111	LUI VIV		
11E0h	REG11E0	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE1SUB1_AFE1SUB3_P1[5:0]	13:8	TH /			
	· /=	7:6	Reserved.	H		
	CSUBSEL_AFE0SUB1_AFE0SUB3_P1[5:0]	5:0		7		
11E1h	REG11E1	15:0	Default : 0x0000	Access : R/W		
	Intorna	15:14	Reserved.	Only		
	CSUBSEL_AFE3SUB1_AFE3SUB3_P1[5:0]	13:8	USE			
	211001110	7:6	Reserved.	_ , , ,		
	CSUBSEL_AFE2SUB1_AFE2SUB3_P1[5:0]	5:0				
11E2h	REG11E2	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE5SUB1_AFE1SUB4_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE4SUB1_AFE0SUB4_P1[5:0]	5:0				
11E3h	REG11E3	15:0	Default : 0x0000	Access : R/W		
	-	15:14	Reserved.			
	CSUBSEL_AFE7SUB1_AFE3SUB4_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE6SUB1_AFE2SUB4_P1[5:0]	5:0				



ANA1	Register (Bank = 11)			
Index	Mnemonic	Bit	Description	
11E4h	REG11E4	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE9SUB1_AFE1SUB5_P1[5:0]	13:8		
-		7:6	Reserved.	
	CSUBSEL_AFE8SUB1_AFE0SUB5_P1[5:0]	5:0		
11E5h	REG11E5	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE11SUB1_AFE3SUB5_P1[5:0]	13:8	of do	Lalia
		7:6	Reserved.	
	CSUBSEL_AFE10SUB1_AFE2SUB5_P1[5:0]	5:0	111100	an i ci ca i
11E6h	REG11E6	15:0	Default : 0x0000	Access : R/W
	C Mark First	15:14	Reserved.	TITE
	CSUBSEL_AFE1SUB2_AFE1SUB6_P1[5:0]	13:8	TIVIT	21H1-4
		7:6	Reserved.	VIII VIV
	CSUBSEL_AFE0SUB2_AFE0SUB6_P1[5:0]	5:0		
11E7h	REG11E7	15:0	Default : 0x0000	Access : R/W
	+1 +±7	15:14	Reserved.	
	CSUBSEL_AFE3SUB2_A <mark>F</mark> E3SUB6_P1[5:0]	13:8	7/7	H
	1 7/ -	7:6	Reserved.	7
	CSUBSEL_AFE2SUB2_AFE2SUB6_P1[5:0]	5:0		
11E8h	REG11E8	<mark>1</mark> 5:0	Default : 0x0000	Access : R/W
	mena	<mark>1</mark> 5:14	Reserved.	
	CSUBSEL_AFE5SUB2_AFE1SUB7_P1[5:0]	13:8		
	-	7:6	Reserved.	
	CSUBSEL_AFE4SUB2_AFE0SUB7_P1[5:0]	5:0		
11E9h	REG11E9	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE7SUB2_AFE3SUB7_P1[5:0]	13:8		
	-	7:6	Reserved.	
	CSUBSEL_AFE6SUB2_AFE2SUB7_P1[5:0]	5:0		
11EAh	REG11EA	15:0	Default : 0x0000	Access : R/W
	-	15:14	Reserved.	
	CSUBSEL_AFE9SUB2_AFE1SUB8_P1[5:0]	13:8		
	-	7:6	Reserved.	



	DOC.NO.: 20130/0601					
ANA1	Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	CSUBSEL_AFE8SUB2_AFE0SUB8_P1[5:0]	5:0				
11EBh	REG11EB	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB2_AFE3SUB8_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB2_AFE2SUB8_P1[5:0]	5:0				
11ECh	REG11EC	15:0	Default : 0x0000 Access : R/W			
	MCtor	15:14	Reserved.			
	CSUBSEL_AFE1SUB3_AFE1SUB9_P1[5:0]	13:8	HHUCHLId			
		7:6	Reserved.			
	CSUBSEL_AFE0SUB3_AFE0SUB9_P1[5:0]	5:0				
11EDh	REG11ED	-	Default : 0x0000 Access : R/W			
	Or YETH		Reserved.			
	CSUBSEL_AFE3SUB3_AFE3SUB9_P1[5:0]	13:8	1 1 HATTING IN			
	-	7:6	Reserved.			
	CSUBSEL_AFE2SUB3_AFE2SUB9_P1[5:0]	5:0	1777 27			
11EEh	REG11EE					
	1 Y		Reserved.			
	CSUBSEL_AFE5SUB3_AFE1SUB10_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE4SUB3_AFE0SUB10_P1[5:0]	5:0	Hea Only			
11EFh	REG11EF		Default : 0x0000 Access : R/W			
		15:14	Reserved.			
	CSUBSEL_AFE7SUB3_AFE3SUB10_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE6SUB3_AFE2SUB10_P1[5:0]	5:0				
11F0h	REG11F0	15:0	Default : 0x0000 Access : R/W			
	-		Reserved.			
	CSUBSEL_AFE9SUB3_P1[5:0]	13:8				
	-	7:6	Reserved.			
	CSUBSEL_AFE8SUB3_P1[5:0]	5:0				
11F1h	REG11F1	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	CSUBSEL_AFE11SUB3_P1[5:0]	13:8				



ANA1	ANA1 Register (Bank = 11)					
Index	Mnemonic	Bit	Description			
	-	7:6	Reserved.			
	CSUBSEL_AFE10SUB3_P1[5:0]	5:0				
11F6h	REG11F6	15:0	Default : 0x0000 Access : R/W			
	-	15:14	Reserved.			
	AFE_VCOM_DET_CSUBSEL[5:0]	13:8	Csubsel settings for Vcom detection mode.			
	-	7:6	Reserved.			
	AFE_SENSE_CSUBSEL[5:0]	5:0	Csubsel settings for AC noise sensing mode.			
11F7h	REG11F7	15:0	Default : 0x0000 Access : R/W			
	SENSOR_EN[15:0]	15:0	Enabled sensors, to define active and idle sensors			
11F8h	REG11F8	15:0	Default : 0x0000 Access : R/W			
	SENSOR_EN[31:16]	15:0	See description of '11F7h'.			
11F9h	REG11F9	15:0	Default : 0x0000 Access : R/W			
	FOR VEHILL	15:14	Reserved.			
	SENSOR_EN[45:32]	13:0	See description of '11F7h'.			
11FAh	REG11FA	15:0	Default : 0x0000 Access : R/W			
	-	15:12	Reserved.			
	AFE_KEYSEL_SUB0[11:0]	11:0	Key or sensor selection.			
11FBh	REG11FB	15:0	Default : 0x0000 Access : R/W			
		15:12	Reserved.			
	AFE_KEYSEL_SUB1[11:0]	11:0				
11FCh	REG11FC	15:0	Default : 0x0000 Access : R/W			
	- Interna	<mark>15:12</mark>	Reserved.			
	AFE_KEYSEL_SUB2[11:0]	11:0	OSC OTTI			
11FDh	REG11FD	15:0	Default : 0x0000 Access : R/W			
	-	15:12	Reserved.			
	AFE_KEYSEL_SUB3[11:0]	11:0				

ANA2 Register (Bank = 12)

ANA2 Register (Bank = 12)					
Index	Mnemonic	Bit	Description		
1280h	REG1280	15:0	Default : 0x0000	Access : R/W	
	PRS_COEFF[15:0]	15:0			
1281h	REG1281	15:0	Default : 0x0000	Access : R/W	



	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
mack	-	15:8	Reserved.	
	PRS_COEFF[23:16]	7:0	See description of '1280h'.	
1282h	REG1282	15:0	Default : 0x0000	Access : R/W
.202	PRS_SEED[15:0]	15:0	Dordan Foxogo	7.00000 7.10 17
1283h	REG1283	15:0	Default : 0x0000	Access : R/W
.200	_	15:8	Reserved.	7.00000 1 1.0 17
	PRS_SEED[23:16]	7:0	See description of '1282h'.	
1284h	REG1284	15:0	Default : 0x0000	Access : R/W
120 111	William	15:4	Reserved.	7100033 . 117 17
•	PRS_SHIFT_SEL[2:0]	3:1	<pre>(atgen_PRS_SHIFT_SEL == 3'h0) ? (dig_prs_en) : (atgen_PRS_SHIFT_SEL == 3'h1) ? (~dig_prs_en) : (atgen_PRS_SHIFT_SEL == 3'h2) ? (chop ^ (dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h3) ? (chop ^ (~dig_prs_en)) (atgen_PRS_SHIFT_SEL == 3'h4) ? (sh_reg[0] ^ (dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h5) ? (sh_reg[0] ^ (~dig_prs_en)) : (atgen_PRS_SHIFT_SEL == 3'h6) ? 1'b0 : 1'b1;</pre>	
	PRS_SEED_LOAD	0		T
1285h	REG1285	15:0	Default : 0x0000	Access : R/W
	CH_EN_SUB3[3:0]	15:12	Enabled channel numbers for	subframe 3 (subframe <=4).
	CH_EN_SUB2[3:0]	11:8	Enabled channel numbers for	subframe 2 (subframe <=4).
	CH_EN_SUB1[3:0]	7:4	Enabled channel numbers for	su <mark>b</mark> frame 1 (subfr <mark>a</mark> me <=4).
	CH_EN_SUB0[3:0]	3:0	Enabled channel numbers for Enabled channel numbers for 5~11).	
128Ah	REG128A	15:0	Default : 0x0000	Access : R/W
	-	15:8	Reserved.	
	STGEN_SCAN_RATE_SEL[4:0]	7:3	Scan rate timer period (4ms~3	35ms).
	STGEN_SYNC_MODE[1:0]	2:1	System timing gen mode. 2'b00: one-shot mode.	
			2'b01: free-run mode.	
	STGEN_SW_TRIG	0	2'b01: free-run mode. System timing gen software of	ne-shot trigger.
128Bh	STGEN_SW_TRIG REG128B	0 15:0		ne-shot trigger. Access : R/W
128Bh			System timing gen software or	



	Register (Bank = 12)				
Index	Mnemonic	Bit	Description		
	ATGEN_SYNC_MODE	0	0: Freerun; 1: vcom_sync.		
128Ch	REG128C	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	SMP_N2[8:0]	13:5	N2, edge numbers per re-synd	0:1.	
	SMP_N1[4:0]	4:0	N1, samples per edge triggere		
128Dh	REG128D	15:0	Default : 0x0000	Access : R/W	
	-	15:9	Reserved.		
	SMP_NUM0[8:0]	8:0	Sample number for subframe 0. (if subrame > 4, all sample numbers will follow SMP_NUM0).		
128Eh	REG128E	15:0	Default : 0x0000 Access : R/W		
	-	15:9	Reserved.		
	SMP_NUM1[8:0]	8:0	Sample number for subframe 1.		
128Fh	REG128F	15:0	Default : 0x0000	Access : R/W	
	UI TO	15:9	Reserved.	I I II I I I	
	SMP_NUM2[8:0]	8:0	Sample number for subframe 2.		
1290h	REG1290	15:0	Default : 0x0000	Access : R/W	
	INT	15:9	Reserved.		
	SMP_NUM3[8:0]	8:0	Sample number for subframe	3.	
1291h	REG1291	15:0	Default : 0x0000	Access : R/W	
	-	15:12	Reserved.		
	SYNC_DET_TOUT[11:0]	11:0	Sync. Detection timeout, step 4T, 0:	no timeout.	
1292h	REG1292	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	CHARGE_RST_DUR[7:0]	13:6	Charge(SW1) duration, step 8	Т, 0: 8Т.	
	PRE_IDLE_DUR[5:0]	5:0	Pre idle duration, step 4T, 0: r	no pre_idle.	
1293h	REG1293	15:0	Default : 0x0000	Access : R/W	
	SW2R_2_SW3R_DLY[3:0]	15:12	SW2 rising to SW3 rising, step	8T, 0:0.	
	SW1F_2_SW2R_DLY[3:0]	11:8	SW1 falling to SW2 rising, step	o 8T, 0:8T.	
	SW1R_2_SW5R_DLY[7:0]	7:0	SW1 rising to SW5 rising, step	8T, 0:8T.	
1294h	REG1294	15:0	Default : 0x0000	Access : R/W	
	-	15:12	Reserved.		
	SW3F_2_SW2F_DLY[3:0]	11:8	SW3 falling to SW2 falling, ste	p 8T, 0:0.	
	RST_DUR[7:0]	7:0	Reset duration, step 8T, 0: 8T	<u>. </u>	



Doc.No.: 2013070601					
ANA2	Register (Bank = 12)				
Index	Mnemonic	Bit	Description		
1295h	REG1295	15:0	Default : 0x0000	Access : R/W	
	-	15:10	Reserved.		
	SW2F_2_SW4R_DLY[1:0]	9:8	SW2 falling to SW4 rising non-	overlapping, step 4T, 0:4T.	
	DUMP_DUR[7:0]	7:0	SW2 duration, step 8T, 0:8T.		
1296h	REG1296	15:0	Default : 0x0000	Access : R/W	
	-	15:10	Reserved.		
	POST_IDLE0_DUR[9:0]	9:0	Post idle time 0, step 1T, 0: no	post idle.	
1297h	REG1297	15:0	Default : 0x0000 Access : R/W		
	INDIAL	15: <mark>1</mark> 0	Reserved.		
	POST_IDLE1_DUR[9:0]	9:0	Post idle time 1, step 1T, 0: no	post idle.	
1298h	REG1298	15:0	Default : 0x0000 Access : R/W		
	SW4R_2_SMPR_DLY[3:0]	15:12	SW4 rising to sample start del	ay, step 8T, 0:8T.	
	FOR YOU	11:10	Reserved.	LTH 1-1-	
	POST_IDLE2_DUR[9:0]	9:0	Post idle time 2, step 1T, 0; no post idle.		
1299h	h REG1299 15:0 Default : 0x0000		Default : 0x0000	Access : R/W	
	ADC_LAT_DLY[3:0]	15:12	Adc analog + digital pipe delag	у.	
	ADC_CONV_DUR[3:0]	11:8	Adc conversion duration due to	o pipe delay after 12 samples	
	10.00	X '	input is done, step 4T, 0:4T.	Č HI	
	ADCPDF_2_SMPR_DLY[3:0]	7:4	Adc power down release befor be fixed to 40T, 0:0, , may ha	e sample start, step 4T, should ve 0~4T variation.	
	SMPR_2_SW4F_DLY[3:0]	3:0	Sample start to SW4 falling de	elay, step 4T, should be fixed	
	Intor	75	delay for 12 sampling input, 0	:4 T .	
129Ah	REG129A	15:0	Default: 0x0000	Access : R/W	
	-	15:13	Reserved.		
	PH_DLY_STEP[4:0]	12:8	Phase delay step for phase tra	ining, step 8T.	
	SF_IDLE_DUR[7:0]	7:0	Idle duration between subfran	nes, step 8T, 0:0.	
129Bh	REG129B	15:0	Default : 0x0000	Access : R/W	
	-	15:13	Reserved.		
	PH_DLY_R_BASE[12:0]	12:0	Phase delay sweep initial value	e for rising edge, step 1T.	
129Ch	REG129C	15:0	Default : 0x0000	Access : R/W	
	-	15:13	Reserved.		
	PH_DLY_F_BASE[12:0]	12:0	Phase delay sweep initial value for falling edge, step 1T.		
129Dh	REG129D	15:0	Default : 0x0000	Access : R/W	



Doc.No.: 2013070601					
ANA2	Register (Bank = 12)				
Index	Mnemonic	Bit	Description		
	DET_AF_RSTF[3:0]	15:12	Analog dropping window after 0:8T.	reset(SW1) falling, step 8T,	
	DET_BF_RSTF[3:0]	11:8	Analog dropping window before reset(SW1) falling, step 8T, 0:8T.		
	DET_AF_SW3F[3:0]	7:4	Analog dropping window after SW3 falling, step 8T, 0:8T.		
	DET_BF_SW3F[3:0]	3:0	Analog dropping window before	re SW3 falling, step 8T, 0:8T.	
129Eh	REG129E	15:0	Default : 0x0000	Access : R/W	
	100	15:13	Reserved.	4.4	
	ADC_DESP_CODE[12:0]	12:0	ADC de-spreading code (cente	er value).	
12B0h	REG12B0	15:0	Default : 0x0000	Access : RO	
	-	15:2	Reserved.		
	VCOM_FDET_TOUT_FLAG	1	Vcom freq.		
	FOR VIII-		Detection timeout flag.		
	VCOM_FDET_DONE	0	Vcom freq. Detection done flag.	以地川	
12B1h	REG12B1	15:0	Default : 0x0000	Access : RO	
	VCOM_FDET_H_DUR[15:0]	15:0	Vcom freq. Detection high duration results.		
12B2h	REG12B2	15:0	Default : 0x0000	Access : RO	
	1 1 42	15:2	Reserved.	1 7	
	VCOM_FDET_H_DUR[17:16]	1:0	See description of '12B1h'.		
12B3h	REG12B3	15:0	Default: 0x0000	Access : RO	
	VCOM_FDET_L_DUR[15:0]	15:0	Vcom freq. Detection low duration results	Only	
12B4h	REG12B4	15:0	Default : 0x0000	Access : RO	
	-	15:2	Reserved.		
	VCOM_FDET_L_DUR[17:16]	1:0	See description of '12B3h'.		
12B6h	REG12B6	15:0	Default : 0x0000	Access : RO	
	VCOM_SYNC_H_AVG16[15:0]	15:0	Vcom high duration monitoring	g.	
12B7h	REG12B7	15:0	Default : 0x0000	Access : RO	
	VCOM_SYNC_L_AVG16[15:0]	15:0	Vcom low duration monitoring		
12B8h	REG12B8	15:0	Default : 0x0000	Access : RO	
	-	15:13	Reserved.		
	VCOM_AMP_AVG16[12:0]	12:0	Vcom amplitude monitoring.		
12C0h	REG12C0	15:0	Default : 0x0000	Access : RO	



ANA2	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	-	15:9	Reserved.	
	ADC_CAL_DONE	8		
	ADC_CALOUT[7:0]	7:0		
12C6h	REG12C6	15:0	Default : 0x0000	Access : RO
	-	15:1	Reserved.	
	GAIN_TRAIN_DONE	0	Vcom gain training done flag.	
12C7h	REG12C7	15:0	Default : 0x0000	Access : RO
	NACL-	15:13	Reserved.	
	ADC_DATA_G0[12:0]	12:0	Vcom gain training results.	ential
12C8h	REG12C8	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G1[12:0]	12:0	Vcom gain training results.	- \
12C9h	REG12C9	15:0	Default : 0x0000	Access : RO
	UI TO	15:13	Reserved.	N N DIL
	ADC_DATA_G2[12:0]	12:0	Vcom gain training results.	
12CAh	REG12CA	15:0	5:0 Default : 0x0000 Access : RO	
	- F) +	15:13	Reserved.	
	ADC_DATA_G3[12:0]	12:0	Vcom gain training results.	· HI
12CBh	REG12CB	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G4[12:0]	12:0	Vcom gain training results.	
12CCh	REG12CC	15:0	Default : 0x0000	Access : RO
	TI ICOII	15:13	Reserved.	OTTILY
	ADC_DATA_G5[12:0]	12:0	Vcom gain training results.	1170.1
12CDh	REG12CD	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G6[12:0]	12:0	Vcom gain training results.	
12CEh	REG12CE	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G7[12:0]	12:0	Vcom gain training results.	
12CFh	REG12CF	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_G8[12:0]	12:0	Vcom gain training results.	
12D0h	REG12D0	15:0	Default : 0x0000	Access : RO



	Register (Bank = 12)			
Index	Mnemonic	Bit	Description	
	-	15:13	Reserved.	
	ADC_DATA_G9[12:0]	12:0	Vcom gain training results.	
12D1h	REG12D1	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_GA[12:0]	12:0	Vcom gain training results.	
12D2h	REG12D2	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_GB[12:0]	12:0	Vcom gain training results.	
12D3h	REG12D3	15:0	Default : 0x0000	Access : RO
	110001	15:13	Reserved.	Circiai
	ADC_DATA_GC[12:0]	12:0	Vcom gain training results.	
12D4h	REG12D4	15:0	Default : 0x0000	Access : RO
	TOP VIL	15:13	Reserved.	でと申して
	ADC_DATA_GD[12:0]	12:0	Vcom gain training results.	V LI LI V
12D5h	REG12D5	15:0	Default : 0x0000	Access : RO
	-	15:13	Reserved.	
	ADC_DATA_GE[12:0]	12:0	Vcom gain training results.	
12D6h	REG12D6	15:0	Default : 0x0000	Access : RO
	1 1 42	15:13	Reserved.	1 7
	ADC_DATA_GF[12:0]	12:0	Vcom gain training results.	_
12E0h	REG12E0	15:0	Default: 0x0000	Access : R/W
	STGEN_TST_S_SEL[3:0]	15:12	Stgen status selection.	UIIIV
	STGEN_TST_B_SEL[3:0]	11:8	Stgen testbus selection.	7
	TGEN_TST_S_SEL[3:0]	7:4	Tgen status selection.	
	TGEN_TST_B_SEL[3:0]	3:0	Tgen testbus selection.	T
12E1h	REG12E1	15:0	Default : 0x0000	Access : R/W
	FDET_TST_S_SEL[3:0]	15:12	Fdet status selection.	
	FDET_TST_B_SEL[3:0]	11:8	Fdet testbus selection.	
	GTRAIN_TST_S_SEL[3:0]	7:4	Gtrain status selection.	
	GTRAIN_TST_B_SEL[3:0]	3:0	Gtrain testbus selection.	<u> </u>
12E2h	REG12E2	15:0	Default : 0x0000	Access : R/W
	ATFSM_TST_S_SEL[3:0]	15:12	Atfsm status selection.	
	ATFSM_TST_B_SEL[3:0]	11:8	Atfsm testbus selection.	
	VGEN_TST_S_SEL[3:0]	7:4	Vgen status selection.	



ANA2	Register (Bank = 12)				
Index	Mnemonic	Bit	Description		
	VGEN_TST_B_SEL[3:0]	3:0	Vgen testbus selection.		
12E3h	REG12E3	15:0	Default : 0x0000	Access : R/W	
	-	15:14	Reserved.		
	ATANA_TST_B1_SEL[5:0]	13:8	Atana testbus1 selection.		
	-	7:6	Reserved.		
	ATANA_TST_B0_SEL[5:0]	5:0	Atana testbus0 selection.		
12E4h	REG12E4	15:0	Default : 0x0000	Access : R/W	
	MCL	15:14	Reserved.	a sa Li a I	
	ATANA_TST_B3_SEL[5:0]	13:8	Atana testbus3 selection.		
	1 10 001	7:6	Reserved. Atana testbus2 selection.		
	ATANA_TST_B2_SEL[5:0]	5:0			
12E5h	REG12E5	15:0	Default : 0x0000	Access : R/W	
	FOR YOU-	15:14	Reserved.		
	ATGEN_DPAT_EN	13	Atgen internal desp pattern enable.		
	ATGEN_DPAT_INI[12:0]	12:0	Atgen internal desp pattern initial value.		
12EAh	REG12EA	15:0	Default : 0x0000	Access : RO	
	TGEN_TST_S[15:0]	15:0	Tgen status.		
12F0h	REG12F0	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED0[15:0]	15:0	Reserved.	1 7	
12F1h	REG12F1	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED1[15:0]	15:0	Reserved.	Only	
12F2h	REG12F2	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED2[15:0]	15:0	Reserved.	91117	
12F3h	REG12F3	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED3[15:0]	15:0	Reserved.		
12F4h	REG12F4	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED4[15:0]	15:0	Reserved.		
12F5h	REG12F5	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED5[15:0]	15:0	Reserved.		
12F6h	REG12F6	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED6[15:0]	15:0	Reserved.	T	
12F7h	REG12F7	15:0	Default : 0x0000	Access : R/W	
	ANA2_RESERVED7[15:0]	15:0	Reserved.		



FILTER Register (Bank = 13)

FILTER	FILTER Register (Bank = 13)					
Index	Mnemonic	Bit	Description			
1380h~	-	-	Default :-	Access :-		
139Eh	-	-	Reserved.			
139Fh	REG139F	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS15[15:0]	15:0	0x3E. Fir_check_sum.			
13A0h	REG13A0	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS16[15:0]	15:0	0x40.	antial		
13A1h	REG13A1	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS17[15:0]	15:0	0x42.			
13A2h	REG13A2	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS18[15:0]	15:0	0x44.	- NT NT		
13A3h	REG13A3	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS19[15:0]	15:0	0x46.	人UE UIV		
13A4h	REG13A4	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS20[15:0]	15:0	0x48.			
13A5h	REG13A5	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS21[15:0]	15:0	0x4A.	Č HI		
13A6h	REG13A6	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS22[15:0]	15:0	0x4C.			
13A7h	REG13A7	15:0	Default: 0x0000	Access : RO		
	FILTER_STATUS23[15:0]	15:0	0x4E.	Univ		
13A8h	REG13A8	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS24[15:0]	15:0	0x50.			
13A9h	REG13A9	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS25[15:0]	15:0	0x52.			
13AAh	REG13AA	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS26[15:0]	15:0	0x54.			
13ABh	REG13AB	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS27[15:0]	15:0	0x56.			
13ACh	REG13AC	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS28[15:0]	15:0	0x58.			
13ADh	REG13AD	15:0	Default : 0x0000	Access : RO		
	FILTER_STATUS29[15:0]	15:0	0x5A.			



FILTER	R Register (Bank = 13)			
Index	Mnemonic	Bit	Description	
13AEh	REG13AE	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS30[15:0]	15:0	0x5C.	
13AFh	REG13AF	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS31[15:0]	15:0	0x5E.	
13B0h	REG13B0	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS32[15:0]	15:0	0x60.	
13B1h	REG13B1	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS33[15:0]	15:0	0x62.	a a Lind
13B2h	REG13B2	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS34[15:0]	15:0	0x64.	Circiai
13B3h	REG13B3	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS35[15:0]	15:0	0x66.	- NO NO
13B4h	REG13B4	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS36[15:0]	15:0	0x68.	LUE VIV
13B5h	REG13B5	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS37[15:0]	15:0	0x6A.	
13B6h	REG13B6	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS38[15:0]	15:0	0x6C.	Č HI
13B7h	REG13B7	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS39[15:0]	15:0	0x6E.	
13B8h	REG13B8	15:0	Default: 0x0000	Access : RO
	FILTER_STATUS40[15:0]	15:0	0x70.	Univ
13B9h	REG13B9	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS41[15:0]	15:0	0x72.	
13BAh	REG13BA	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS42[15:0]	15:0	0x74.	T
13BBh	REG13BB	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS43[15:0]	15:0	0x76.	T
13BCh	REG13BC	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS44[15:0]	15:0	0x78.	T
13BDh	REG13BD	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS45[15:0]	15:0	0x7A.	T
13BEh	REG13BE	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS46[15:0]	15:0	0x7C.	



	013070601			
	R Register (Bank = 13)			
Index	Mnemonic	Bit	Description	T
13BFh	REG13BF	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS47[15:0]	15:0	0x7E.	T
13C0h	REG13C0	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS48[15:0]	15:0	0x80.	
13C1h	REG13C1	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS49[15:0]	15:0	0x82.	
13C2h	REG13C2	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS50[15:0]	15:0	0x84.	احالمه
13C3h	REG13C3	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS51[15:0]	15:0	0x86.	Circidi
13C4h	REG13C4	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS52[15:0]	15:0	0x88.	- NT NT
13C5h	REG13C5	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS53[15:0]	15:0	0x8A.	人人用以
13C6h	REG13C6	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS54[15:0]	15:0	0x8C.	
13C7h	REG13C7	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS55[15:0]	15:0	0x8E.	
13C8h	REG13C8	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS56[15:0]	15:0	0x90.	
13C9h	REG13C9	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS57[15:0]	15:0	0x92.	Univ
13CAh	REG13CA	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS58[15:0]	15:0	0x94.	4/8.3
13CBh	REG13CB	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS59[15:0]	15:0	0x96.	
13CCh	REG13CC	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS60[15:0]	15:0	0x98.	
13CDh	REG13CD	15:0	Default : 0x0000	Access : RO
	FILTER_STATUS61[15:0]	15:0	0x9A.	



PM_ANA_CAL Register (Bank = 14)

PM_AI	PM_ANA_CAL Register (Bank = 14)				
Index	Mnemonic	Bit	Description		
1480h	REG1480	15:0	Default : 0x0000	Access : R/W	
	PM_ANA_CAL_LOG[15:0]	15:0	Analog calibration log.		
1481h	REG1481	15:0	Default : 0x0000	Access : R/W	
	PM_ANA_CAL_LOG[31:16]	15:0	See description of '1480h'.		
14B0h	REG14B0	15:0	Default : 0x0004	Access : R/W	
	-	15	Reserved.	100 100 10020	
	PM_IIC_ID[6:0]	14:8	Pm no clock iic id.	ontio	
		7:3	Reserved.		
	PM_IIC_SOFT_RST	2	Pm no clock iic software reset.		
	-	1:0	Reserved.		
14B1h	REG14B1	15:0	Default : 0x0000	Access : R/W	
	TOT YELL	15:1	Reserved.	トー田ナー	
	PM_IIC_WAKEUP_CLR	0	Pm no clock iic wake up clear.	A LA FILLY	

CHIPTOP Register (Bank = 1E)

CHIPTO	CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description		
1E80h	-	15:0	Default : -	Access : -	
~1E81h	- T	-	Reserved.		
1E91h	REG1E91	15:0	Default : 0x0000	Access : R/W	
	CKG_SPI_CLK[3:0]	15:12	Spi clock setting; [0]: Spi clock gated. [1]: Spi clock invert. [3:2]: spi clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	Office	



	013070601		
	OP Register (Bank = 1E)		T
Index	Mnemonic CKG_UART_CLK[3:0]	11:8	Description Uart clock setting; [0]: Uart clock gated. [1]: Uart clock invert. [3:2]: uart clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.
	1401	7:6	Reserved.
	CKG_FRO_DIV4_CLK[1:0]	5:4	Fro_div4 clock setting; [0]: Fro_div4 clock gated. [1]: Fro_div4 clock invert.
	CKG_MCU_CLK[3:0]	3:0	Mcu clock setting; [0]: Mcu clock gated. [1]: Mcu clock invert. [3:2]: mcu clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.
1E92h	REG1E92	15:0	Default : 0x0511 Access : R/W
	CKG_DB_CLK[3:0]	15:12	Db bus clock setting; [0]: Db bus clock gated. [1]: Db bus clock invert. [3:2]: db bus clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.
	CKG_DELTA_C_CLK[1:0]	11:10	Delta_c clock setting; [0]: Delta_c clock gated. [1]: Delta_c clock invert.
	CKG_CHIP_TGEN_CLK[1:0]	9:8	Cthcap frame clock setting; [0]: Analog timing gen clock gated. [1]: Analog timing gen clock invert.



CHIPTO	CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description		
	CKG_CTS_FILTER_CLK[3:0]	7:4	Cts_filter clock setting; [0]: Cts_filter clock gated. [1]: Cts_filter clock invert. [3:2]: cts_filter clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
-	CKG_ANA_TGEN_CLK[3:0]	3:0	Cthcap frame clock setting; [0]: Analog timing gen clock gated. [1]: Analog timing gen clock invert. [3:2]: analog timing gen clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
1E93h	REG1E93	15:0	Default : 0x0410 Access : R/W		
	CKG_SSPI_CLK[3:0]	15:12	Sspi clock setting; [0]: Sspi clock gated. [1]: Sspi clock invert. [3:2]: sspi clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
	CKG_DW_IIC_CLK[3:0]	11:8	DW_IIC clock setting; [0]: Dw_iic clock gated. [1]: Dw_iic clock invert. [3:2]: dw_iic clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		



CHIPTO	CHIPTOP Register (Bank = 1E)				
Index	Mnemonic	Bit	Description		
	CKG_DATA_FILTER_CLK[3:0]	7:4	Data_filter clock setting; [0]: Data_filter clock gated. [1]: Data_filter clock invert. [3:2]: data_filter clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.		
1	CKG_EFUSE_CLK[3:0]	3:0	Efuse clock setting; [0]: Efuse clock gated. [1]: Efuse clock invert. [3:2]: efuse clock select. 2'b00: osc clock. 2'b01: osc clock / 2. 2'b10: osc clock / 4. 2'b11: osc clock / 8.	ential 紹和	
1EB0h	REG1EB0	15:0	Default : 0x0000	Access : RO	
	GPIO_IN[15:0]	15:0	PAD_GPIO_IN[15:0].		
1EB1h	REG1EB1	15:0	Default : 0x0000	Access : R/W	
	GPIO_OUT[15:0]	15:0	PAD_GPIO_OUT[15:0].	F	
1EB2h	REG1EB2	15:0	Default : 0xFFFF	Access : R/W	
	GPIO_OEN[15:0]	15:0	PAD_GPIO_OEN[15:0].		
1EFEh	-	15:0	Default : -	Access : -	
~1EFFh	Intorr	20	Reserved.	Oply	

REGISTER TABLE REVISION HISTORY

Date	Bank	Register
08/27/2012		Created first version.