

# Formalizing-ASM-Instructions

Bhagyashree Rane, Sai Ghule, Shravasti Deore, Uday Khedkar

December 2021

$$[Load\ Integer\ Immediate] \frac{S(li, o1, o2) : \tau_{I,mv}^S \quad o1 : \tau_{O,reg}^S \quad o2 : \tau_{O,int}^S}{H; D; C; R \vdash S(li, o1, o2) \rightarrow H; D; C; R[o1 \mapsto o2]} \quad (1)$$

- If the register is a gpr or an fpr is not specified.
- There was no need to specify that o1, o2...so on are operands (O) while specifying types of the operands (eg.  $o1 : \tau_{O,reg}$ ) because register is an operand(O) and not an instruction(I).

$$[Load\ Word] \frac{S(lw, o1, o2) : \tau_{I,MV:lw}^S \quad o1 : \tau_{O,R:gpr}^S \quad o2 : \tau_{O,D:addr}^S}{H; D; C; R : gp \vdash S(lw, o1, o2) \rightarrow H; D; C; R : gp[o1 \mapsto D[(o2, o2 + 4)]]} \quad (2)$$

- Each instruction(I) has been categorized into MV, CMP, CF, and so on. Each of the instruction types MV, CMP, CF have instructions like MV has lw, sw, li.d etc.
- Only R has the explicit need to be specified as a general purpose register, floating point register etc.  $H; D; C; R : gp$  instead of the  $H; D; C; R$  tuple complicates @ndbfms.

$$[Load\ Word] \frac{S(lw, o1, o2) : \tau_{I,mv}^S \quad o1 : \tau_{O,R_{gp}}^S \quad o2 : \tau_{O,addr}^S}{H; D; C; R_{gp} \vdash S(lw, o1, o2) \rightarrow H; D; C; R_{gp}[o1 \mapsto D[(o2, o2 + 4)]]} \quad (3)$$

- Subscript of subscript has been introduced.
- It Complicates the  $H; D; C; R$  tuple making it  $H; D; C; R_{gp}$  or  $H; D; C; R_{fp}$

$$[Load\ Word] \frac{S(lw, o1, o2) : \tau_{I,MV:lw}^S \quad o1 : \tau_{O,R:gpr}^S \quad o2 : \tau_{O,D:addr}^S}{H; D; C; R \vdash S(lw, o1, o2) \rightarrow H; D; C; R[o1 \mapsto D[(o2, o2 + 4)]]} \quad (4)$$

- If the register is a gpr or an fpr is not specified.
- There was no need to specify o1, o2...so on, are operands (O) while specifying types of the operands (eg.  $o1 : \tau_{O,reg}$ ) as register is an operand(O) and not an instruction(I) etc.

$$[Load\ Float\ Double] \frac{S(l.d, o1, o2) : \tau_{mv}^S \quad o1 : \tau_{fpr}^S \quad o2 : \tau_{addr}^S}{H; D; C; R.d \vdash S(l.d, o1, o2) \rightarrow H; D; C; R.d[o1 \mapsto D.d(o2)]} \quad (5)$$

$$[Load\ Float\ Double] \frac{S(l.d, o1, o2) : \tau_{I,mv}^S \quad o1 : \tau_{O,R_{fp}}^S \quad o2 : \tau_{O,addr}^S}{H; D_d; C; R_{fp} \vdash S(l.d, o1, o2) \rightarrow H; D_d; C; R_{fp}[o1 \mapsto D_d(o2)]} \quad (6)$$

- $D.d$  and  $D_f$  to get rid of need to specify the low address and high address of the data section  $D$
- $D.d$  and  $D_f$  specifies exactly what the data type of the operand is.
- eg.  $D.d$  and  $D_f$  specifies that the operand is of type double and that the low address  $addr$  and high address  $addr + 8$  are not mentioned explicitly
- $D.w$  and  $D_i$  specifies that the operand is of type word, therefore, the lower address is  $addr$  and higher address is  $addr + 4$
- But  $D.w$  and  $D_i$  can be misinterpreted as the data segment  $D$  is different for different data types (eg.  $D.w, D.d$ ) which isn't the case as the data segment.