# \*) I sues in Design of a code generator:

In code generator phase, various issues can arises:

- ) Input to the code generator
- 2) Target program
- 3) Memory management
- 4) Instruction selection
- 5) Register allocation
- 6) Evaluation order

# i) Input to the code generator:

The input to the code generator contains the intermediate representation of source program and the information of the symbol table.

4) Instruction selection:

- · Intermediate representation has several choices:

  a) postfix notation.
- b) Syntax tree
  - c) Three address code
  - · we assume front end produces low-level intermediate representation i.e., values of names in it can directly manipulated by machine instructions.
    - . The code generation phase needs complete error-free intermediate code as an input requires.

### 2) Target program:

The target program is the output of the code generator. The output can be:

- a) Assembly language:
  It allows subprogram to be separately compiled.
- Brelocatable machine lang:

  The makes the process of code generation easier.
- c) Absolute machine lang:

  It can be placed in a fixed location in memory and can be executed immediately.

### 3) Memory management:

- During code generation process the symbol table entries have to be mapped to actual p addresses and levels have to be mapped to instruction address.
- · Mapping name in source program to address of data is co-operating done by Front end and code generator.
- · Local variables are stack allocation in activation record while global variables are in static area.

#### 4) Instruction selection:

- · Nature of instruction set to the target machine should be complete and uniform.
- · when you consider efficiency of target machine then the instruction speed and machine idioms are imp factors
  - The quality of generated code can be determined by speed and size.

Eg: The 3 address code is:

a := b +c

d:= ate

Assembly code is:

MOV b, Ro Ro >b C, Ro RotC+Ro ADD MOV Ro, a a-> Ro nov a, Ro Ro >a Lie It x mediants in Switz e, Ro Rote+Ro d->Ro Ro, d MOV

3) Register allocation: The Registers can be accessed foster than memory. The following sub-problems arise when we use registers:

& Object cone joine :

Register allocation: In Register allocation, we select the set of variables that will reside in registers.

The Register assignment, we pick the register that contains Historial floring Jones : variables.

Mov 'a, Ro b, Ro ADD nul continue and produced comment mov Rot with I published at pamiformit

The code generator determines the order in which instructions 6) Evaluation order: are executed. The target eade efficiency is influenced by order of computations. NO WITH

#### \*) Object code forme:

Assume that target compute uses following instructions

#### ) lood operations:

land memory word to register. i.e., LD R, , X (load the value in location x to register.

#### 2) Store operation:

store register to memory i.e., ST x, R, (store the value in Register R, into location x).

#### 3) Computational operations:

It is in form of op det, erc1, erc2
where op is operator like ADD, sub, --det, erc1, erc2, one locations or registers

Eg: ADD  $R_1$ ,  $R_2$ ,  $R_3$  ( $R_1 = R_2 + R_3$ )  $PNC \times$ 

#### 4) urconditional Jump:

It means without checking any condition, the control will be transferred to corresponding location.

21 is in form BR L.

#### 5) conditional Jump:

It means checking the condition, the control will be transferred to corresponding location.

If the condition is true then it will goes to the corresponding location otherwise next statement will be executed.

BLTZ Y, L where, B -> Branch

LT -> less than THE TOPIN THE MANY MANY r > register. I to many a conto and apple un L > location or o all distributions Assume that our target machine has variety of addressing modes. Addressing mode Form Register Indexed c(R) C+ content(R)

Indirect-register \*R content(R) Indexed Indirect - indexed \* c(R) content (C+ content(R)) be Alphen the value of b' will liberal (or) # purson of a somedo and en a need in normake the instruction now b. i. o . I me d b autor o 3) A new instruction op c' is to be youeraked. eladopsion of cognition of a polyton of a polyton depart that a so brode or a forth toppe present in L. then alpdate they decoupted a reduce all other descriptions a) other reaching the stage when is on color and wall a will be the state of the same TO THE CHANGE ALL STATE THE LOS CORNERS.

### \*) code generation algorithm:

The algorithm follows a queue of three address statements the address statements are of form x: y op z simulates specific tasks.

The task description is given with the help of following algorithm:

- ). The initial step is to invoke a function getreg() to capture the location L where the optimization of y op z is stored.
- 2) Manage the descriptive address of b to determine b'. If the value of b is present in memory and registers both, then the value of b' will be considered. If there is the absence of a value of b in L, then there is a need to generate the instruction Mov b', to copy a value of b in L.
  - 3) A new instruction op c' is to be generated.

    updation of address description of a takes place to
    depict that a is stored in L. If a is-already
    Present in L, then update the descripter and remove
    a from all other descriptors.
  - After reaching the stage where b or c have no further uses, alter the register description. Now the register will not store the values of b and c.

Eg: w := (x-y) + (x-z) + (x-z)

The three address codes:

a := 2-y

b= x-Z

c = a+b

w = b+c

code sequence for above problem is

statement code generation Register descriptor Address descriptor

a summy obspice this continuence

a=x-y Mov x, Ro Rocontains a a in Ro sub y, Ro

b=x-Z Mov x, R, R, contains b ain R. SuB Z, R, Ro contains a bin R,

c=a+b ADD R, Ro Ro contains c ein Ro R, contains b b in R,

W=b+c ADD R,,Ro Ro contains W win Ro Win Ro & win Ro & memory.

or more anteque o between them or

É 115 (x, 13) + 9 x [ 18 (x, 16)

### \*) Register allocation and assignment:

Register allocation is only within a basic block. It follows top-down approach.

#### Local register allocation:)

Instructions with register operands are faster than memory operands.

various strategies for register allocation and assignment ) assign specific value in target program to certain

register.


- \*) base addresses.
- \*) arthimatic computations
- \*) top of the stack.

#### 1) Global Register allocation:

- keep frequently used value in a fixed register.
- Assign some fixed number of registers to hold most active values in each inner loop.

#### 2) usage count:

- count a savings of one of each use of x in bop l
  - = 2f x 15 allocated a register, then count a savings of two for each block in L.



115e 
$$(a,B_1)$$
 +  $2 \times \text{live } (a,B_1) = 0 + (2 \times 1) = 2$ 

11  $(a,B_2)$  +  $2 \times \text{live } (a,B_2) = 1 + (2 \times 0) = 1$ 

11  $(a,B_3)$  +  $2 \times 11$   $(a,B_3)$  =  $1 + (2 \times 0) = 1$ 

11  $(a,B_4)$  +  $2 \times 11$   $(a,B_4)$  =  $0 + (2 \times 0) = 0$ 

Similarly

 $a = 4$ 
 $b = 6$ 
 $c = 3$ 
 $d = 6$ 
 $c = 4$ 
 $f = 4$ 
 $f = 4$ 

P.S.

## 3) Register Assignment for outer loop:

If an outer loop L, contains an inner loop Lz, the names allocated registers in Lz need not be allocated in Li-Lz.

on enbance of Lz and store x on exit from lz.

# 4) Register Allocation by Graph coloring:

when a register is needed for computation but all registers are in use, the content of one register must be stored into memory location.

Two passes are used:

- 1) Target machine instructions are selected
- 2) a register interference graph is constructed.

1 = (0 + 2) 1 3 + (18 0) - 3 = + (10 0)