

# Faculty of Engineering and Technology Department of Information and Communication Technology

Subject: VLSI Design Subject Code: 01CT0514

Date: 13/09/2025 Timing: 9:30 am to 4:15 pm

Long Hour Design (LHD) - Digital Circuit Layouts in Microwind

#### Task:

Design and implement the following digital circuits using the Microwind Tool by creating their transistor-level layouts, simulating functionality, and verifying outputs: CO2, CO3

- 1. 4-bit Full Adder
- 2. 8×1 Multiplexer
- 3. 1-bit Magnitude Comparator
- 4. 4-bit Serial-In Serial-Out (SISO) Register

#### Submission Requirements

- Microwind project file (.msk) and screenshots of layout.
- Timing diagrams of functional verification.
- A short report (3-5 pages) containing:
- Circuit diagrams, truth tables, logic equations.
- Layout screenshots with annotations.
- Simulation results (timing diagram / waveform).
- Observations and conclusion.

### Rubric (30 Marks)

Criteria	Description	Marks
1. Circuit	Truth tables, logic design, and block diagrams showing	6
Understanding	clarity of each circuit.	
2. Layout Design	2. Layout Design   Correct transistor-level layout, proper connections, and	
in Microwind	adherence to CMOS rules.	
3. Simulation &	Functional verification with waveforms and timing	7
Results	diagrams matching expected output.	
4. Documentation &	Well-structured report with GitHub repository link	7
Submission	containing .msk files, screenshots, and report. Neat	
	presentation and timely submission.	




# Faculty of Engineering and Technology Department of Information and Communication Technology


Subject: VLSI Design Subject Code: 01CT0514

Student Name: Darshan Bhanderi Enrollment No:92301733034

Circuit: - 1 bit Megniteude Comparator



### Output: -





# NAAC

# Marwaui University Faculty of Engineering and Technology

# **Department of Information and Communication Technology**

Subject: VLSI Design Subject Code: 01CT0514

### Truth table

AB A > BA = BA < B 00 0 1 0 01 0 0 1 10 1 0 0 11 0 1

## logic equation

For inputs A and B:

- $A > B = A \cdot B'$
- $\bullet \quad A < B = A' \cdot B$
- $A = B = A' \cdot B' + A \cdot B$

### Results

- When A=0, B=0  $\rightarrow$  Only A=B=1
- When A=0, B=1  $\rightarrow$  Only A<B=1
- When A=1, B=0  $\rightarrow$  Only A>B=1
- When A=1, B=1  $\rightarrow$  Only A=B=1

### Conclusion


The 1-bit magnitude comparator circuit was successfully designed and implemented at the transistor level using Microwind. The layout was created with proper PMOS and NMOS arrangements, and each of the outputs A>B, A=B, and A<B was realized correctly. Functional verification through simulation confirmed that the circuit outputs matched the expected truth table values for all input combinations. The design demonstrates the correct working principle of a comparator and validates the effectiveness of CMOS-based implementation. This project not only strengthens the understanding of digital comparator design but also serves as a foundation for developing higher-bit comparators by cascading multiple 1-bit units.




### Faculty of Engineering and Technology **Department of Information and Communication Technology**

Subject: VLSI Design **Subject Code:** 01CT0514

Circuit: - SISO Register



### Output: -





### marwaui university

# Faculty of Engineering and Technology Department of Information and Communication Technology

Subject: VLSI Design Subject Code: 01CT0514

Truth Table

A B GT LT EQ

000 0 1

010 1 0

101 0 0


110 0 1

### **Logic Equations**

- GT (A > B):  $A \cdot B^-A \cdot Cdot \cdot B \cdot A \cdot B$
- LT (A < B): A-·B\overline{A} \cdot BA·B
- EQ (A = B):  $(A \cdot B) + (A \cdot B) + (\operatorname{A} \setminus A) + (\operatorname{A} \setminus A)$

### Conclusion

The 1-bit magnitude comparator was successfully designed and verified. It correctly outputs greater, less, or equal conditions using simple AND/OR/NOT logic at the transistor level.




# Faculty of Engineering and Technology Department of Information and Communication Technology

Department of finormation and communication reciniolog

**Subject Code:** 01CT0514

Circuit: - 8X1 MUX








### **Marwaui University** Faculty of Engineering and Technology **Department of Information and Communication Technology**

Subject Code: 01CT0514 **Subject:** VLSI Design





# NAAC

# Marwaur University Faculty of Engineering and Technology Department of Information and Communication Technology

Subject: VLSI Design Subject Code: 01CT0514

## Truth Table

S2 S1		S0	Output (Y)
0	0	0	D0
0	0	1	D1
0	1	0	D2
0	1	1	D3
1	0	0	D4
1	0	1	D5
1	1	0	D6
1	1	1	D7

# Logic Equation

Y=S2'S1'S0'.D0+S2'S1'S0.D1+S2'S1S0'.D2+S2'S1S0.D3+S2S1'S0'.D4+S2S1'S0.D5+S 2S1S0'.D6+S2S1S0.D7

# Conclusion

The 8:1 multiplexer was successfully designed and implemented at the transistor level using Microwind. The layout clearly demonstrates the use of selection logic (S2, S1, S0) to route one of eight input data signals to the output. Functional verification using simulation validated the truth table and logic equations, confirming that the circuit performs as expected. This design illustrates the efficiency of CMOS-based multiplexers and highlights their role as essential components in digital systems for data routing and logic simplification.





## Faculty of Engineering and Technology Department of Information and Communication Technology

Subject: VLSI Design Subject Code: 01CT0514

Circuit: - 4 Bit Adder

Output:-







# Faculty of Engineering and Technology Department of Information and Communication Technology

Subject: VLSI Design Subject Code: 01CT0514

### equations:

• Sum = A  $\oplus$  B  $\oplus$  Cin

Cout = A⋅B + Cin⋅(A ⊕ B)

## Conclusion

The designed 4-bit ripple carry adder is expected to function correctly and produce accurate binary addition results. Although the simulation could not be performed successfully, based on the verified logic equations and truth tables, the circuit should generate the correct sum and carry outputs with ripple propagation delay across the four stages. The layout is consistent with the schematic, and once simulated with proper inputs and power connections, the waveforms will confirm the adder's expected operation.