

Bryant Har bjh254

Q1(a)

$N_3 N_2 N_1 N_0$	F
0000	1
0001	1
0010	1
0011	0
0100	1
0101	0
0110	0
0111	X
1000	1
1001	0
1010	0
1011	X
1100	0
1101	X
1110	X
1111	0

b)

$N_3 N_2$	00	01	11	10
$N_1 N_0$	1	1	0	1
01	1	0	X	0
11	0	X	0	X
10	1	0	X	0


SOP: $N_3' N_2' N_1' N_0' + N_3' N_2' N_1 N_0' + N_3' N_2 N_1' N_0' + N_3' N_2 N_1 N_0'$

c) ~~SOP~~ POS:

$N_3 N_2$	00	01	11	10
$N_1 N_0$	1	1	0	1
01	1	0	X	0
11	0	X	0	X
10	1	0	X	0

POS: $(N_3' + N_1')(N_3' + N_2')(N_3' + N_1' + N_2')(N_3' + N_1' + N_2' + N_0')(N_3' + N_1' + N_2' + N_0' + N_0')$

d)



Q2(a)


i) P2: off P3: off ii) P2: off P3: on
N2: on N3: on N2: off N3: on

b)


A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Outputs XOR gate


Q21 c)



Q31 a)



b) ~~OR~~ ~~AND~~




$$F = A'CD + A(B + B'CD)$$

c)


AB \ CD	00	01	11	10
00	0	0	1	0
01	0	0	1	0
11	1	1	1	1
10	0	0	1	0

$$CD + AB$$

Q41 $F = 0$ for $xyz: 001, 100, 110, 111$



Q51 a) 5 2-to-4 decoders at minimum



With enable pins

b) No enable pin. \Rightarrow Min of 13 Encoders

