



## EEE 525 LAB 4 Milestone 1

### Architecture of every block/High-level Block Diagram:




### TRANSFORMATION BLOCK:



COMBINATION:



ARG\_MAX:




### Design decisions: (with 1-2 appropriate figures)

Design choices: (with one or two suitable figurines)

In accordance with the GCN pipeline, we have developed the GCN module for a node classification task employing three primary functional blocks: Transformation, Combination, and Argmax. Below is a high-level architectural block diagram: Block of Transformation

- For parallel addition calculation, we divided the 96-dimensional feature and weight vectors into 4 sections, each consisting of 48, 24, 12, 6, 3, and 1 components.
- This parallelism meets the <100ns criterion and improves latency.
- A 6x3 FM×WM matrix is produced by the transformation and is kept in memory. • Each 5-bit element is multiplied and accumulated into a 16-bit output.

**Product[96] → Add[48] → Add[24] → Add[12] → Add[6] → Add[3] → Final Add → Output**



### Combination Block

- An undirected graph's edges are stored in the COO (Coordinate List) input.
- At first, ADJ\_FM\_WM\_Memory's memory addresses are all set to zero.
- The row vectors of the matching source and destination nodes are retrieved and appended for every edge from the FM×WM matrix.
- Efficient sparse aggregation is made possible by the simple vector addition used to accumulate the results into memory.

### Argmax Block

- A straightforward max selection logic based on comparison is employed:


Name: Bharath Channaveerayya Hiremath

ASU ID: 1233308806


VLSI design lab4\_milestone1

- We begin by assuming that the first element in each row of the 6x3 ADJ\_FM\_WM\_Memory is the maximum.
- After that, contrast it with the other two figures. Update the maximum in accordance with any larger ones.
- The projected class label is represented by the resultant index (2-bit) per row, which is saved in max\_addi\_answer.

## Behavioral Verilog – Simulation:




## Post Synthesis – Simulation:



## Milestone 2

### Total Latency:

- Total Latency: 80.502ns
- Screenshot of Modelsim:





Name: Bharath Channaveerayya Hiremath

ASU ID: 1233308806

VLSI design lab4\_milestone1

**Power:**

- Total Power (From Innovus): 5.73408049 mW

```
a22688_asu@nc-asu6-l01:Lab4_MS1_1233308806
File Edit View Search Terminal Help
Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1241.05MB/1241.05MB)
Begin Static Power Report Generation
*
Total Power
-----
Total Internal Power:      2.24412782      39.1367%
Total Switching Power:    3.48881870      60.8436%
Total Leakage Power:      0.00113395      0.0198%
Total Power:              5.73408049
-----
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1241.67MB/1241.67MB)
Output file is ../GCN.rpt
```

**Area:**


- Standard cells + Filler cells: 0.043222118mm<sup>2</sup>

```
=====
Floorplan/Placement Information
=====
Total area of Standard cells: 43222.118 um^2
Total area of Standard cells(Subtracting Physical Cells): 21831.276 um^2
Total area of Macros: 0.000 um^2
Total area of Blockages: 0.000 um^2
Total area of Pad cells: 0.000 um^2
Total area of Core: 43237.048 um^2
Total area of Chip: 52027.453 um^2
Effective Utilization: 1.0000e+00
Number of Cell Rows: 192
```

Name: Bharath Channaveerayya Hiremath

ASU ID: 1233308806


VLSI design lab4\_milestone1





**Innovus density:**

- Before filler cell insertion: **0.53621**

Open 

GCN\_postRoute.summary  
~/asap7\_rundir/Lab4\_MS1\_1233308806/Innovus/timingReports

```
#####  
# Generated by: Cadence Innovus 17.12-s095_1  
# OS: Linux x86_64(Host ID nc-asu6-l10.apporto.com)  
# Generated on: Wed Apr 30 03:50:03 2025  
# Design: GCN  
# Command: optDesign -postroute  
#####
```

-----  
optDesign Final SI Timing Summary  
-----

Setup mode	all	reg2reg	default
WNS (ns):	0.057	0.057	0.063
TNS (ns):	0.000	0.000	0.000
Violating Paths:	0	0	0
All Paths:	2187	1081	2182

DRVs	Real Nr nets(terms)	Worst Vio	Total Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	0 (0)	0.000	0 (0)
max_fanout	0 (0)	0	0 (0)
max_length	0 (0)	0	0 (0)

Density: 53.621%



-----

**Number of gates:**

- Gates=31194
- Cells = **11198**

```
a22688_asu@nc-asu6-l09:Innovus  
  
File Edit View Search Terminal Help  
innovus 4> reportGateCount  
Gate area 0.6998 um^2  
[0] GCN Gates=31194 Cells=11198 Area=21831.3 um^2  
innovus 5>
```

## Post\_APR – DRC Check:



## Post\_APR – LVS Check:

VLSI design lab4\_milestone1

Name: Bharath Channaveerayya Hiremath  
ASU ID: 1233308806  
VLSI design lab4\_milestone1

```
Activities Text Editor May 2 23:40
Open GCN.conn.rpt ~/asap7_rundir/Lab4_MS1_1233308806/Innovus
#####
# Generated by: Cadence Innovus 17.12-s095_1
# OS: Linux x86_64(Host ID nc-asu6-l10.apporto.com)
# Generated on: Wed Apr 30 04:01:35 2025
# Design: GCN
# Command: verifyConnectivity
#####
Verify Connectivity Report is created on Wed Apr 30 04:01:35 2025

Multi-CPU acceleration using 16 CPU

Use pthread

Begin Summary
Found no problems or warnings.
End Summary
```


### Screenshot of your timing report for the worstcase hold and setup path

Worst setup timing

```
Activities Text Editor May 4 01:16
Open GCN_postRoute_all.tarpt ~/asap7_rundir/Lab4_MS1_1233308806/Innovus/timingReports
#####
# Generated by: Cadence Innovus 17.12-s095_1
# OS: Linux x86_64(Host ID nc-asu6-l01.apporto.com)
# Generated on: Sat May 3 23:55:30 2025
# Design: GCN
# Command: optDesign -postroute -hold
#####
Path 1: MET Setup Check with Pin t0/mem0_mem_reg_4_1_15_/CLK
Endpoint: t0/mem0_mem_reg_4_1_15_/D (v) checked with leading edge of 'clk'
Beginpoint: t0/sp0_memory_reg_95_2_/QN (v) triggered by leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default_setup_view
Other End Arrival Time 61.900
- Setup 5.309
+ Phase Shift 1000.000
= Required Time 1056.581
- Arrival Time 1000.140
= Slack Time 56.440
Clock Rise Edge 0.000
+ Drive Adjustment 4.600
+ Source Insertion Delay -73.160
= Beginpoint Arrival Time -68.560
```

Name: Bharath Channaveerayya Hiremath  
ASU ID: 1233308806  
VLSI design lab4\_milestone1

## Worst hold timing

Open 

GCN\_postRoute\_all\_hold.tarpt  
~/asap7\_rundir/Lab4\_MS1\_1233308806/Innovus/timingReports

```
#####  
# Generated by: Cadence Innovus 17.12-s095_1  
# OS: Linux x86_64(Host ID nc-asu6-l01.apporto.com)  
# Generated on: Sat May 3 23:45:32 2025  
# Design: GCN  
# Command: optDesign -postroute -hold  
#####  
Path 1: MET Hold Check with Pin t0/sp0_memory_reg_71__0_/CLK  
Endpoint: t0/sp0_memory_reg_71__0_/D (v) checked with leading edge of 'clk'  
Beginpoint: data_in[120] (v) triggered by leading edge of 'clk'  
Path Groups: {clk}  
Analysis View: default_hold_view  
Other End Arrival Time 5.590  
+ Hold 14.509  
+ Phase Shift 0.000  
= Required Time 20.108  
Arrival Time 20.100  
Slack Time -0.009  
Clock Rise Edge 0.000  
+ Input Delay 0.100  
+ Drive Adjustment 3.100  
= Beginpoint Arrival Time 3.200
```