
ASU ID: 1233308806


VLSI design lab4_milestone1

EEE 525 LAB 4 Milestone 1

Architecture of every block/High-level Block Diagram:




TRANSFORMATION BLOCK:




ASU ID: 1233308806

VLSI design lab4_milestone1

COMBINATION:



ARG_MAX:



ASU ID: 1233308806

VLSI design lab4 milestone1


Design decisions: (with 1-2 appropriate figures)

Design choices: (with one or two suitable figurines)

In accordance with the GCN pipeline, we have developed the GCN module for a node classification task employing three primary functional blocks: Transformation, Combination, and Argmax. Below is a high-level architectural block diagram: Block of Transformation

- For parallel addition calculation, we divided the 96-dimensional feature and weight vectors into 4 sections, each consisting of 48, 24, 12, 6, 3, and 1 components.
- This parallelism meets the <100ns criterion and improves latency.
- A 6x3 FM×WM matrix is produced by the transformation and is kept in memory. Each 5-bit element is multiplied and accumulated into a 16-bit output.

 $Product[96] \rightarrow Add[48] \rightarrow Add[24] \rightarrow Add[12] \rightarrow Add[6] \rightarrow Add[3] \rightarrow Final \ Add \rightarrow Output$



Combination Block

- An undirected graph's edges are stored in the COO (Coordinate List) input.
- At first, ADJ_FM_WM_Memory's memory addresses are all set to zero.
- The row vectors of the matching source and destination nodes are retrieved and appended for every edge from the FM×WM matrix.
- Efficient sparse aggregation is made possible by the simple vector addition used to accumulate the results into memory.

Argmax Block

• A straightforward max selection logic based on comparison is employed:

ASU ID: 1233308806

VLSI design lab4_milestone1


• We begin by assuming that the first element in each row of the 6x3 ADJ_FM_WM_Memory is the maximum.

- After that, contrast it with the other two figures. Update the maximum in accordance with any larger ones.
- The projected class label is represented by the resultant index (2-bit) per row, which is saved in max_addi_answer.

ASU ID: 1233308806

VLSI design lab4 milestone1


Behavioral Verilog - Simulation:



ASU ID: 1233308806

VLSI design lab4 milestone1


Post_Synthesis - Simulation:



Milestone 2

Total Latency:

o Total Latency: 80.502ns



ASU ID: 1233308806

VLSI design lab4 milestone1

Power:

o Total Power (From Innovus):5.73408049 mW

```
a22688_asu@nc-asu6-l01:Lab4_MS1_1233308806
                                                                                ×
File Edit View Search Terminal Help
Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total)=1241.05MB/1
241.05MB)
Begin Static Power Report Generation
Total Power
. . . . . . . . .
Total Internal Power:
                           2.24412782
                                                   39.1367%
Total Switching Power:
                           3.48881870
                                                   60.8436%
Total Leakage Power:
                             0.00113395
                                                   0.0198%
Total Power:
                             5.73408049
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1241.67MB/1241.67MB)
Output file is .//GCN.rpt
        Area:
```

o Standard cells + Filler cells: 0.043222118mm²

```
Floorplan/Placement Information

Total area of Standard cells: 43222.118 um^2

Total area of Standard cells(Subtracting Physical Cells): 21831.276 um^2

Total area of Macros: 0.000 um^2

Total area of Blockages: 0.000 um^2

Total area of Pad cells: 0.000 um^2

Total area of Core: 43237.048 um^2


Total area of Chip: 52027.453 um^2

Effective Utilization: 1.0000e+00

Number of Cell Rows: 192
```

ASU ID: 1233308806

VLSI design lab4_milestone1



ASU ID: 1233308806


VLSI design lab4 milestone1

Innovus density:

o Before filler cell insertion: **0.53621**

GCN_postRoute.summary

~/asap7_rundir/Lab4_MS1_1233308806/Innovus/timingReports



Number of gates:


- o Gates=31194
- o Cells = **11198**


a22688_asu@nc-asu6-l09:Innovus File Edit View Search Terminal Help innovus 4> reportGateCount Gate area 0.6998 um^2 [0] GCN Gates=31194 Cells=11198 Area=21831.3 um^2 innovus 5>

ASU ID: 1233308806

VLSI design lab4 milestone1

Post_APR - DRC Check:






Post_APR - LVS Check:


ASU ID: 1233308806

VLSI design lab4_milestone1



ASU ID: 1233308806

VLSI design lab4 milestone1



Screenshot of your timing report for the worstcase hold and setup path

Worst setup timing

```
Activities  Text Editor 
                                                                           GCN_postRoute_all.tarpt
  Open ▼
                                                                  ~/asap7_rundir/Lab4_MS1_1233308806/Innovus/timingReports
# Generated by:
                   Cadence Innovus 17.12-s095 1
                   Linux x86 64(Host ID nc-asu6-l01.apporto.com)
  0S:
# Generated on:
                   Sat May 3 23:55:30 2025
# Design:
                   GCN
# Command:
                   optDesign -postroute -hold
Path 1: MET Setup Check with Pin t0/mem0 mem reg 4 1 15 /CLK
Endpoint: t0/mem0_mem_reg_4_1_15_/D (v) checked with leading edge of 'clk'
Beginpoint: t0/sp0_memory_reg_95__2_/QN (v) triggered by leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: default setup view
Other End Arrival Time
                          61.900
- Setup
                            5.309
+ Phase Shift
                          1000.000
                          1056.581
= Required Time
- Arrival Time
                          1000.140
= Slack Time
                           56.440
    Clock Rise Edge
                                     0.000
    + Drive Adjustment
                                    4.600
    + Source Insertion Delay
                                   -73.160
    = Beginpoint Arrival Time
                                   -68.560
```

ASU ID: 1233308806

VLSI design lab4_milestone1

Worst hold timing

