


## MICA ASSIGNMENT - I


- Q) With a neat diagram explain Von Neumann and Harvard Architecture.

\* Von Neumann architecture



- \* von Neumann architecture has memory, ALU, control unit and I/O / O/P devices.
- \* All the components of this are connected together by bus.
- \* Memory and devices are controlled by CPU.
- \* Memory hold both programs and data known as stored program concept.
- \* Memory splits into small cells with same size.
- \* Programs consist of sequence of instructions and they executed in order they are in memory.
- \* Control unit gets both data and instruction in same way from one memory. Memory organisation is in hand of the programmer.

\* Harvard architecture:-




- \* Memory for data separated from the memory for instruction.

- Since 2 memories, allow parallel access of data and instruction.
- Both memory are of different size.
- Development of control unit is expensive and need more time.
- free data memory cannot be used for instruction and vice versa.
- Production of a computer with 2 bus is more expensive and need more time.

10 (2) List the difference RISC vs CISC machines.

<u>RISC</u>	<u>CISC</u>
* Reduced Instruction set Computer	* Complex Instruction set Computer.
* An instruction set architecture that is designed to perform a smaller number of computer instructions so that it can operate at a higher speed.	* A full set of computer instructions that intends to provide the necessary capabilities in an efficient way.
* Utilized a small, highly optimized set of instructions.	* Utilized a large, specialized and a complex set of instructions.
* More machine oriented.	* More programmer oriented.
* Simple and requires one clock cycle to execute instructions.	* Complex, requires multiple clock cycles to execute an instruction.
* More registers	* less registers
* Requires more RAM	* Requires minimum amount of RAM
* Has simple instructions the program length is long.	* Has complex instructions the program length is short.

③ With a neat diagram, explain the ARM7 architecture.



\* Features used

- Load/Store architecture
- Fixed length 32 bit instruction
- 3 address instruction formats

\* ARM processor is a 32-bit architecture  
most ARM's implement two instruction sets

- 32 bit ARM instruction set
- 16 bit thumb instruction set

- \* Von - Neuman Architecture e.
- \* 3 stage pipeline → fetch, decode, Execute
- 32 bit data bus
- 32 bit address bus
- 37 32 bit registers
- 32 bit ARM instruction set.
- 16 bit Thumb instruction set.
- 32 × 8 multiplier
- Barrel shifter.

#### 10 Data types

- \* ARM processor support 6 data types
  - 8 bit signed and unsigned bytes.
  - 16 bit signed and unsigned half words aligned on 2 byte boundaries.
  - 32 bits signed and unsigned half words.

20 ARM instructions are all 32 bits words word aligned  
Thumb instructions are half words aligned  
aligned on 2 byte boundaries.

25 Internally, all ARM operations are on 32 bit  
operands. The shorter data types are only supported by data transfer instructions, when a byte is loaded from memory, it is zeroed or signed extended to 32 bits.  
ARM co-processor supports floating point values.

(4) With a neat diagram, explain the programming model of ARM.

- \* Each instruction can be viewed as performing a defined transformation of the state.
- \* Visible register, \* In visible register, & system memory,
- \* User memory.

### Processor modes

- \* ARM has seven basic operating modes.
- \* Mode changes by software control or external interrupt.

CPSR[4:0]	mode	use	Register
00000	User	Normal user code	User
00011	FIQ	Processing fast interrupts	-fiq
00100	IRQ	Processing std interrupts	-irq
00111	SVC	Processing software interrupts	-svc
01111	Abort	Processing memory faults	-abt
10111	undf	Handling undefined instruction	-undf
11111	System	Handling privileged os	User

Each mode can access.

→ Most programs operate in user mode ARM has other privilege operating modes which are used to handle exceptions, supervisor calls and system mode.

- \* More access register to memory system and co-processors
- \* Current operating mode is defined by CPSR[4:0]

### Supervisor Model:

- \* Having some protective privileges.
- \* System-level function can be accessed through specified supervisor calls.

- Virtually implemented by software interrupt.

ARM has 37 registers all of which are 32 bits.


- Program counter
- 1 current program status register
- 5 dedicated saved program status registers
- 30 general purpose registers

Each mode can access

- a particular set of  $R_5 \rightarrow R_{12}$  registers.
- stack pointer,  $R_{14}$  - link register
- program counter  $R_{15}$  (PC)
- The current program status register CPSR.

$r_0$					
$r_1$					
$r_2$					
$r_3$					
$r_4$					
$r_5$					
$r_6$	FIQ	IRQ	SVC	Unpref.	Abort.
$r_7$	$r_8$				
$r_8$	$r_9$				
$r_9$	$r_{10}$				
$r_{10}$	$r_{12}$				
$r_{11}$	$r_{12}$				
$r_{12}$	$r_{13}(\text{SP})$	$r_{13}(\text{SP})$	$r_{13}(\text{SP})$	$r_{13}(\text{SP})$	$r_{13}(\text{SP})$
$r_{13}$	$r_{14} \text{ lr}$				
$r_{14}$					
$r_{15}$	SPSR	SPSR	SPSR	SPSR	SPSR
CPSR					

(8) With a neat diagram explain three stage pipeline register.



- Pipelining is the mechanism used by RISC processor to execute instructions.
- By speeding up the executed by fetching the instruction, while other instructions are being decoded and executed simultaneously.
- Pipelining is a design technique or process which play an important role in increasing the efficiency of data processing in the processor of a computer etc.

The ARM7 has three stage pipeline.

- Fetch : The instruction is fetched from memory.
- Decode : The instruction opcode and operands are decoded to determine what function to perform.
- Execute : The decoded instruction is executed.

Each of these operations requires one clock cycle for typical instructions. Thus a normal instruction requires three clock cycles to completely execute, known as the latency of instruction execution. Because the pipeline has three stages an instruction execution completed in every clock cycle. In other words the pipeline has a throughput of one instruction per cycle.

(7) with the neat diagram explain CPSR register.  
NZCVR undefined IFT mode

Condition code flags

- N :- Negative result from ALU
- Z :- Zero result from ALU
- V :- ALU operation overflowed.
- C :- ALU operation carried out.

sticky overflow flag - a flag.

→ Architecture STE only.

→ indicates if saturation has occurred during certain operations.

Interrupt disable bit.

→ I = 1 disables the IRQ

→ I = 0 disables the FIQ.

T bit

→ Architecture XT only.

T = 0 processor in ARM state.

T = 1 processor in Thumb state.

Mode bit

specify the processor mode.

CPSR - Current processor status register

Holds the information about the current

state of the processor.

SPSR → Saved processor status register.

Holds the information on the processor state before the system changed to this mode

∴ processor status back before an exception

comes

- ⑧ Explain the seven different modes in ARM.
- \* User mode → It is the usual ARM program execution state and is used for executing most applications programs.
  - \* Fast interrupt (FIQ) mode supports a data transfer or channel process.
  - \* Interrupt (IRQ) mode is used for general purpose interrupt handling.
  - \* Supervisor mode is a protected mode for the operating system.
  - \* Abort mode is entered after a data or instruction prefetch abort.
  - \* System mode is a privileged <sup>user</sup> mode for the operating system.

We can only enter System mode from another privileged mode by modifying the mode bit of the current program status register (PSR).

Undefined mode is entered when an undefined instruction is executed.

Modes other than user mode are collectively known as privileged modes. Privileged modes are used to service interrupts or exceptions or to access protected resources.

### Mode

User

Fast Interrupt

Interrupt

Supervisor

Abort

System

undefined

### Mode Identifier

user

fiq

irq

svc

abt

syst

und

Q) Explain the nomenclature in ARM.

ARM was originally from Acorn computer Ltd.  
First RISC processor for commercial use.

5

ARM7TDMI Processor.

32 bit processor Advanced machine.

T → Thumb architecture extension

D → Debug extension

10

M → Enhanced extension

E → In circuit emulation.

ARM { x y - f y g - f z } TDMI { E S f J } { E S } { S }

x → Series

15

y → Memory management unit

z → cache

T → Thumb 16 bit decoder.

D → JTAG debugger.

M → Fast multiplier.

20

E → Embedded ICE (In circuit emulation)

S → Enhanced Instruction for DSP

J → JAVA acceleration by Sarek

F → Floating point

S → Synthesizable version.

25

30

(10) what is JTAG? Explain JTAG state diagram.

JTAG has become a standard in embedded systems and it is available in nearly every microcontroller and FPGA on the market.

If we have programmed a microcontroller there's a strong chance that we have used JTAG or one of the related standards.

JTAG i.e. joint Test action group is a industry standard for verifying designs and testing printed circuit boards after manufacture.

JTAG implements standards for on chip instruments in electronic design automation (EDA) as a complementary tool to digital simulation. It specifies the use of a dedicated testing part implementing a serial communication interface for low-overhead access without requiring direct external access to the system addresses and direct bus. The interface connects to an on chip test access port (TAP) that implements a stateful protocol to access a set of test registers.

Test logic reset

run test idle

select DR scan

Capture DR

shift DR

Exit 1 DR

Pause DR

exit 2 DR

update DR

select SR scan

Capture SR

shift SR

exit 1 SR

Pause SR

exit 2 SR

update SR

(11) what is single Tasking? give example of processor application

Single tasking means doing one task at time with as little distraction and interruption as possible.

Micro controllers are known as computer on chip. They are designed to perform a single task only because its processing power and memory is not suitable for installing an OS.

(12) What is MMU? why MMU is required? give example of MMU support.

The memory can be defined as a collection of data in a specific format. It is used to store instructions and processed data. The memory consists of a large array or group of words or bytes, each with its own location.

The primary motive of a computer system is to execute programs. These programs along with the information by access should be in the main memory during execution. The CPU fetches the instructions from memory according to the values of the program counter.

The main memory is central to the operation of a computer. Main memory is a large array of words and bytes, ranging in size from hundreds to thousands to billions. Main memory is a repository of rapidly available information shared by the CPU and I/O devices.

Memory management

In a multiprogramming computer the operating

system resides in a part of memory and rest is used by multiple processes. The task of subdividing the memory among different processes is called memory management. Memory management is a method in operating system to manage operations like main memory and disk during process execution. The main aim of memory management is to achieve efficient utilization of memory.

Why memory management is required?

- \* Allocate and deallocate the memory before and after the process execution.
- \* To keep track of used memory space by processes.
- \* To minimize fragmentation issue.
- \* To proper utilization of main memory.
- \* To maintain data integrity while executing of process.

Ex:- IBM System / 360 mode 37, IBM system 130

### ARM

ARM architecture based application processors implement an MMU defined by ARM's virtual memory system architecture. The current architecture defines 64B for dividing 4KB and 64KB pages. 1MB sections and 16MB super sections. Legacy versions also defined 1KB tiny space.

(13)

What is Endianness? List the types like examples.  
It is a term that describes how data is stored. It defines which end of a multi-byte data type contains the most significant value. There are two types.

Big endian and little-endian.

→ Big-Endian

It is the most common way to store binary data. It places the most significant value first followed by less significant value. example. Integer 123. It places 1 first followed by the 2 then the last value 3. [123]. Most significant bit has least address.

→ Little-Endian

Little-Endian stores the least-significant value first, followed by increasingly more significant values.

example the numbers 123. in little-endian [321]. 3 is stored first followed by 2 and 1. least significant bit has the least address.

(14)

Write a C program to find the endianness of a given number.

```
#include < stdio.h >
```

```
int main()
```

```
{ unsigned int x = 0x1234567890;
```

```
char *c = (char *);
```

```
if (*c == 0x10)
```

```
{ point to 0° underlying architecture is little endian }
```

```
}
```

```
else print (" Big Endian ");
```

```
}
```

```
return 0;
```

```
9
```

(15) Explain following.

Bit :- A bit is the smallest unit of information that can be stored in a computer. Bits in computer are grouped to form a larger unit of information.

Byte :- It is a combination of eight bits. Eight bits represent a character and is called byte.

nibble :- It is a combination of four bits. In other words a nibble is half a byte.

word :- a word is a combination of 16 bits, 32 bits or 64 bits depending on the computer. 16 bits is known as quad word.

Length      bit      example

1              Bit      0

4              Nibble    1011

8              Byte     10110101

16          half word    101101011001001

(16) Explain the word align and half word align in ARM memory. Different processors have different definition of word for 32 bit processor a word is 32 bit (4 bytes). As the name implies, a half word is 16 bit for a 16 bit processor, a word is 16 bit for 8 bit processor word is 8 bits. Word alignment :- The stored addresses and adjacent and can be divided by 4. The last two digits are 00.


Half word alignment :- That is the stored addresses are adjacent and divisible by 2 that is the last bit is 0.

ARM architecture requires 32 bit arm instructions that must be word aligned and stored in memory and 16 bit thumb instructions required half word alignment.

aligned and stored therefore in their state the value of RIS is always divisible by 4. The lowest 2 bits of the RIS register are always 00. In the thumb state, the value of RIS is always divisible by 2, which means the lowest bit of the RIS register always 0. One word consists of one or more bytes, i.e. usually integer bits or bytes.

- Q17 Explain the software tools involved and processing the C source file with a neat diagram.

### Software tool flow:



Software development for the ARM is supported by a coherent range of tools developed by ARM and there are many third party and public domain tools available. Such as a ARM back-end for the gcc C compiler.

Since ARM is widely used at an embedded controller where the target HW will not make a good env for software development, the tools are intended for cross-development from a platform such as a PC running Windows or a suitable UNIX workstation.

\* From the figure

C or assembler source files are compiled or assembled into ARM object format (.o) files, which are then linked into ARM image format (.aik) files. The image format files can be built to include the debug tables required by the ARM symbols debugger.

\* The Simulator has been designed to allow easy extension of the software model to include system features such as cache, particular memory timing characteristics and so on.

ARM C compiler: It uses the ARM processor call standard for all externally available functions. The compiler can also produce Thumb code.

ARM assembler: It is a full macro assembler which produces ARM object format output that can be linked with obj from the C compiler.

→ Assembly source language is near machine level with most assembly instructions translating into single ARM.

Q8

Explain the following addressing modes in 100 words.

- (a) Three address
- (b) Two address
- (c) One address

instruction used in 400

### One address instruction

This are an implied accumulator register, and the other is in the data manipulation location. Implied means that the CPU already knows that one operand is in the accumulator so there is no need to specify it.

ex.: LD R address

ACCL (addr)

### Two address instruction

Here two address can be specified in the instruction. In one address result was stored in the accumulator. Here the result can be stored in different locations i.e. register or memory location. But require more number of bit to represent the address.

ex.: MOV R1, R2  
 $R_1 \leftarrow [R_2]$

### Three address instruction


This has three address field to specify a register or memory location. Program created are much short in size but number of bits per instruction increase. Program created are much short in size but number of bits per instruction increase. These instructions make creation of program much easier but it does not mean that program

will run much faster because how instruction  
only contain more information but each micro operation  
will be performed in one cycle only.

u. ADD R<sub>3</sub>, R<sub>1</sub>, R<sub>2</sub>

$$R_3 = R_1 + R_2.$$

(19) Explain the LPC2148 Microcontroller Block diagram.



## LPC2148 Features

- 16 bit / 32 bit ARM7TDMI-S microcontroller.
- 8 kB to 64 kB of on chip static RAM.
- 32 kB to 512 kB of on chip flash memory.
- 128 bit wide interface / accelerator enables <sup>compu</sup> high speed operations.
- In system programming / In Application program via on chip boot loader software.
- USB 2.0 full speed device controller with 256 kB of end point RAM.
- Single 10-bit DAC provides variable analog output.
- Two 32 bit timers / external event counter, PWM unit and latch dog timer.
- Low power Real time clock (RTC) with independent power & 32 kHz clock input.
- Up to 21 external interrupt pins available.
- The on chip integrated oscillator operates with an external crystal from 1MHz to 25MHz.
- Single power supply with PDR, BOD circuitry operating voltage range of 13.0V to 3.6V.

(20) Explain the LPC2148 microcontroller GPIO port.

GPIO :- General purpose Input Output. A 32 bit register used to select the functions of pins in which the user needs it to operate. There are four functions for each pin of the controller, which the first function is GPIO. It means that the pin can either act as an input or output with no specific function.

There is totally three PIN register in LPC2148

controller in order to control the functions of the pins in the respective ports. The classification is given below.

PIN SEL0 - controls functions of port 0.0 - Port 0.

PIN SEL1 - controls functions of Port 0.16 - Port 0.31

PINSEL2 - controls function of Port 1.16 - Port 1.31

where the 00 of 32 bits registers are GPIO configuration.

LPC2148 has two 32 bit GPIO ports. A total of 30 I/O and a single output only pin out of 32 pin are available on PORT0. PORT1 has up to 16 pins available for GPIO functions. PORT0 & PORT1 are controlled via two groups of 4 registers.

\* IOPIN

\* IOSET

\* IODIR

\* IOCLR.

\* IOPIN: This register provides the value of port pins that are configured to perform only digital functions. The register will give the logic value of the pin regardless of whether the pin is configured for input or output or as GPIO or an alternate digital function.

IOSET: This register is used to produce a high level output at the port pins configured as I/O in an OUTPUT mode, writing 1 produces a HIGH level at the corresponding port pin, writing 0 has no effect.

IODIR: This word accessible register is used to control the directions of the pins when they are configured as GPIO port pins. Direction bit for any pin must be set according to the pin functionality.

5 IO CLR: This register is used to produce a low level output at port pins configured as LPO in an output mode. Writing 1 produces low level at the corresponding port pin & clears the corresponding bit in J05E9 register. Writing 0 has no effect.

10 (2) With a neat diagram Explain Band rate and bit rate. Explain the calculations.

15 Band: How many times a signal changes per second.

Bit: How many bits can be sent per time unit (usually per second).

20 Bit rate is controlled by band and number of signal levels.

### 25 Band rate


→ Number of times lines changed per second.

→ Let Band rate be 160 changes per second)

→ Let bits per line change be 2.

20 → Bit rate = 8 bits per second

→ Bit rate = x2 Band rate in this example



- 25 \* Band rate defines the switching speed of a signal  
→ Bit rate defines the rate at which information flows across a data link measured in bits/second

30


(Q2) With the neat diagram, Explain the working features of SPI protocol.

SPI (Serial Peripheral Interface) is a synchronous serial communication protocol that provides full-duplex communication at very high speeds.

- It is a master-slave type protocol that provides a simple and low cost interface between a microcontroller and its peripherals.
- SPI protocol. The devices are connected in a Master-Slave relationship in a multi-point interface.


In this type of interface, one device is considered the master of the bus (usually a microcontroller) and all the other devices are considered as slave.

- SPI bus consists of 4 signals or pins.  
They are
  - \* Master-Out (Slave-In) (MOSI)
  - \* Master-In (Slave-Out) (MISO)
  - \* Serial Clock (SCK) and
  - \* Chip Select (CS) or Slave Select (SS)



- Master-Out (Slave-In) or MOSI as the name suggests, is the data generated by the Master and received by the slave. MOSI pins on both the master and slave are connected together.
- Master-In (Slave-Out) or MISO is the data generated by slave and must be transmitted to Master.

MESO pin on both the master and slave are tied together. Even though the signal in MESO is produced by the Slave, the line is controlled by the Master. The Master generally provides a clock signal at JCLK and it is supplied to the clock input of the slave. Chip select (CS) or Slave select (SS) is used to select a particular slave by the master.



## 23. Model of operation

- Mode 0 :- Mode 0 occurs when clock polarity is low and clock phase is 0 (CPOL = 0 and CPHA = 0) During this data transmission occurs during rising edge of the clock.

25


→ Mode 1 :- It occurs when clock polarity is low and clock phase is 1. Data transmission occurs during falling edge of the clock.

30

→ Mode 2 :- It occurs when clock polarity is high and clock phase is 0. Data transmission occurs during rising edge of the clock.

Mode 3..


Mode 3 occurs when clock polarity is high and clock phase is + and data transmission occurs during rising edge of the clock.



(2u) With the neat diagram explain the features of I2C and its working.

- \* Half duplex serial communication.
- \* Synchronous communication protocol.
- \* Only two common bus lines (wire) are required to control any device I2C on the I2C network.
- \* Data transfer speed can be adjusted whenever required.
- \* Simple mechanism for validation of data transferred.
- \* Use 7 bit addressing system to target a specific device (IC) on the I2C bus.

- \* I<sub>2</sub>C networkers are easy to scale. New devices can simply be connected to the two common I<sub>2</sub>C bus line.



SDA - serial data line, SCL serial clock line.  
All the devices on the I<sub>2</sub>C network are connected to the same SCL & SDA line.


Both the I<sub>2</sub>C bus lines (SDA, SCL) are operated by open drain drivers. It means that any device on the I<sub>2</sub>C network can drive SDA and SCL low but they cannot drive them high so a pull up resistor is used for each bus line to keep them high by default.

The reason for using an open drain system is that there will be no chance of shorting, which might happen when one device tries to pull the line high & some other device tries to pull the line low.

The devices are connected to the I<sub>2</sub>C bus and are categorized as either masters or slaves. At any instant of time only a single master stays active on the I<sub>2</sub>C bus & controls the SCL clock line and decides what operation is to be done on the SDA data line.

When a master device wants to transfer data or receive from a slave device, it specifies this particular slave device address on the SDA line of the I2C bus and proceeds with the transfer. So effectively communication takes place between the master device and a particular slave.

- (25) With a neat diagram explain the pull up and pull down resistor.



### Pull up Resistor

A pull up resistor is used to establish an additional logic state for the critical components while making sure that the voltage is well-defined even when the switch is open.

It is used to ensure that a wire is pulled to a high logical level in the absence of an input signal. Pull up resistors with a fixed value are used to connect the voltage supply and a particular pin in the digital circuit.

### Pull down resistor :-

A pull down resistor is used to ensure that input to the logic system settle at expected logic level whenever the external devices are disconnected or at high impedance.


It ensures that the wire is at a defined low logic level when there are no active connections.

with other device. The pull down resistor holds the logic signal near to zero volts when no other open drain device is connected.

(26) <sub>5</sub> With a neat diagram explain the concept of arbitration in I2C.

- \* I2C is designed for multi master purpose. It means that more than one device can initiate transfer.
- \* Bus arbitration occurs when two or more master start a transfer at the same time.
- \* The I2C bus was originally developed as a multimaster bus. This means that more than one device initiating transfer can be active in the system.
- \* When using only one master on the bus there is no real risk of captured data, except if a slave device is malfunctioning or if there is a fault condition involving in the SDA/SCL bus.

~~Diagram~~




77 what is clock stretching. Explain clock stretching in I2C.

Clock stretching allows an I2C slave device to free the master device into a wait state. A slave device may perform clock stretching when it needs more time to manage data such as store received data or prepare to transmit another byte of data.

Clock stretching in I2C devices can slow down communication by stretching SCL during an SCL low phase. Any I2C device can do this but may additionally hold down SCL to prevent I2C from again enabling, enabling them to slow down the SCL clock rate or to stop I2C communication for a while. This is also referred to as clock synchronization.

28 Explain the working of D9 pin and Handshaking with the modem.




Hand shaking modem:

A modem handshake is what occurs when the receiving modem answers the phone call and the two modems begin to communicate.

Pin	Signal	Signal name	Dir.	Signal
1	TXD	data carrying	In	TXD
2	RxD	detect	In	
3	TxD	Receive data	Out	
4	DTR	Transmit data	Out	
5	GND	Data terminal ready	-	
6	DSR	Ground	Out	
7	RTS	Data set ready	In	
8	CTS	Request to send	Out	
9	RS	Clear to send	In	
		Ring Indicator	In	


Q) Explain the RS232 connection with a microcontroller.



Several devices collect data from sensors and need to send it to another unit like a computer for further processing. Data transfer / communication is generally done in two ways in fast and over more number of lines.

Serial communication on the other hand we only use one or two data lines to transfer data in it is generally used for long distance. In serial communication the data is sent at one bit at a time.

(30) Explain the frame format in VART communication.



VART transmits data in packets. Each data packet may contain one start bit followed by 4 data bits and optional parity bit and 1 or 2 stop bits. The VART receiver receives the data from the data bus and this data are being sent by CPU, memory or microcontroller.

The data transmission is in parallel mode.

VART adds the start bit, parity bit and stop bit to the data received from the data bus which creates a data packet.

The receiver removes the start bit, parity bit and stop bit.

#### Start bits:

When there is no data transmission the VART transmission line is held at high voltage to transition acts as the start bit when the receiving VART detects the high to low voltage transition, it begins reading the data frame at the frequency of the baud rate.

Data frame: The data bits are usually 8 to 8 bits long. In general call the LSB of the data is transmitted first.

Parity bits: The parity bit is used to indicate the change in data during transmission. The reason for the change in data is mismatched baud rates. Electromagnetism at long distance data transfer.

Stop bits to mark the end of the data packet  
sending. Vary current the data transmission line from  
a low voltage to a high voltage for a minimum  
of two bit duration.

(31) Explain the difference between in detail.

- (a) Serial v/s Parallel
- (b) Analog v/s Digital
- (c) Synchronous v/s Asynchronous.

### Serial

- \* Data is transmitted bit after the bit in a single line.
- \* Data congestion takes place.
- \* Low speed transmission.
- \* Implementation of serial links is not an easy task.
- \* No crosstalk problem.
- \* The bandwidth of serial wire is much higher.

### Analog

Transmitted modulated signal is analog in nature

- \* Amplitude, frequency or phase variations in the transmitted signal represent the information or message.

### Parallel

- \* Data is transmitted simultaneously through group of lines.
- \* No data congestion.
- \* High speed transmission.
- \* Parallel data links are easily implemented on hardware.
- \* Crosstalk creates interface b/w parallel lines.
- \* The bandwidth of parallel wire is much lowest.

### Digital

- \* Transmitted signal is digital i.e. form of digital pulse.
- \* Amplitude, width or position of the transmitted pulse is transmitted in the form of code words.

- \* Noise immunity is poor for FDM & PAM
- \* coupling is not possible

- \* FDM is used for multiplexing

### Synchronous

- \* Communicated in real time
- \* Create interrupt in a working
- \* sends the data and receives the data on the same clock frequency
- \* faster
- \* There is no overhead of extra start & stop bits

bit

- \* Use constant time interval
- \* Used in chat rooms & radio communication

- \* Noise immunity is excellent
- \* coding techniques can be used to detect and correct the error
- \* FDM is used for multiplexing

### Asynchronous

- \* Communicated in real time
- \* Eliminated interrupt
- \* sends the data and receives the data on different clock frequencies
- \* slower
- \* uses start & stop bit
- \* use random or irregular time intervals
- \* Used in emails.