

Chapter 1. Basic Structure of Computers



Functional Units



Functional Units




Figure 1.1. Basic functional units of a computer.

Information Handled by a Computer



- Instructions/machine instructions
- Govern the transfer of information within a computer as well as between the computer and its I/O devices
- Specify the arithmetic and logic operations to be performed
- Program
- Data
- Used as operands by the instructions
- Source program
- Encoded in binary code 0 and 1

Memory Unit


- Store programs and data
- Two classes of storage
- Primary storage
- Fast
- Programs must be stored in memory while they are being executed
- Large number of semiconductor storage cells
- Processed in words
- Address
- RAM and memory access time
- Memory hierarchy cache, main memory
- Secondary storage larger and cheaper

Arithmetic and Logic Unit (ALU)



- Most computer operations are executed in ALU of the processor.
- Load the operands into memory bring them to the processor – perform operation in ALU – store the result back to memory or retain in the processor.
- Registers
- Fast control of ALU

Control Unit



- All computer operations are controlled by the control unit.
- The timing signals that govern the I/O transfers are also generated by the control unit.
- Control unit is usually distributed throughout the machine instead of standing alone.
- Operations of a computer:
- Accept information in the form of programs and data through an input unit and store it in the memory
- Fetch the information stored in the memory, under program control, into an ALU, where the information is processed
- Output the processed information through an output unit
- Control all activities inside the machine through a control unit

The processor: Data Path and **Control Data** PC **Address** Register # Register **Address Instructions** Bank Register # Instruction **Data Memory Memory** Register # **Data**


- Two types of functional units:
 - Pelements that operate on data values (combinational)
 - elements that contain state (state elements)





Step name	Action for R-type instructions	Action for Memory- reference Instructions	Action for branches	Action for jumps
Instruction fetch	IR = MEM[PC] PC = PC + 4			
Instruction decode/ register fetch	A = Reg[IR[25-21]] B = Reg[IR[20-16]] ALUOut = PC + (sign extend (IR[15-0])<<2)			
Execution, address computation, branch/jump completion	ALUOut = A op B	ALUOut = A+sign extend(IR[15-0])	IF(A==B) Then PC=ALUOut	PC=PC[31- 28] (IR[25- 0]<<2)
Memory access or R-type completion	Reg[IR[15-11]] = ALUOut	Load:MDR =Mem[ALUOut] or Store:Mem[ALUOut] = B		
Memory read completion		Load: Reg[IR[20-16]] = MDR		

Basic Operational Concepts



Review



- Activity in a computer is governed by instructions.
- To perform a task, an appropriate program consisting of a list of instructions is stored in the memory.
- Individual instructions are brought from the memory into the processor, which executes the specified operations.
- Data to be used as operands are also stored in the memory.

A Typical Instruction



- Add LOCA, R0
- Add the operand at memory location LOCA to the operand in a register R0 in the processor.
- Place the sum into register R0.
- The original contents of LOCA are preserved.
- The original contents of R0 is overwritten.
- Instruction is fetched from the memory into the processor – the operand at LOCA is fetched and added to the contents of R0 – the resulting sum is stored in register R0.

Separate Memory Access and ALU Operation



- Load LOCA, R1
- Add R1, R0
- Whose contents will be overwritten?

Connection Between the Processor and the Memory






Figure 1.2. Connections between the processor and the memory.

Registers

- Instruction register (IR)
- Program counter (PC)
- General-purpose register $(R_0 R_{n-1})$
- Memory address register (MAR)
- Memory data register (MDR)

Typical Operating Steps



- Programs reside in the memory through input devices
- PC is set to point to the first instruction
- The contents of PC are transferred to MAR
- A Read signal is sent to the memory
- The first instruction is read out and loaded into MDR
- The contents of MDR are transferred to IR
- Decode and execute the instruction

Typical Operating Steps (Cont')



- Get operands for ALU
 - General-purpose register
 - Memory (address to MAR Read MDR to ALU)
- Perform operation in ALU
- Store the result back
 - To general-purpose register
 - To memory (address to MAR, result to MDR Write)
- During the execution, PC is incremented to the next instruction

Interrupt



- Normal execution of programs may be preempted if some device requires urgent servicing.
- The normal execution of the current program must be interrupted – the device raises an *interrupt* signal.
- Interrupt-service routine
- Current system information backup and restore (PC, general-purpose registers, control information, specific information)

Bus Structures



- There are many ways to connect different parts inside a computer together.
- A group of lines that serves as a connecting path for several devices is called a bus.
- Address/data/control



Single-bus






Figure 1.3. Single-bus structure.

Speed Issue




- Different devices have different transfer/operate speed.
- If the speed of bus is bounded by the slowest device connected to it, the efficiency will be very low.
- How to solve this?
- A common approach use buffers.





- The most important measure of a computer is how quickly it can execute programs.
- Three factors affect performance:
- Hardware design
- Instruction set
- Compiler



 Processor time to execute a program depends on the hardware involved in the execution of individual machine instructions.





Figure 1.5. The processor cache.




- The processor and a relatively small cache memory can be fabricated on a single integrated circuit chip.
- Speed
- Cost
- Memory management

Processor Clock



- Clock, clock cycle, and clock rate
- The execution of each instruction is divided into several steps, each of which completes in one clock cycle.
- Hertz cycles per second





- T processor time required to execute a program that has been prepared in high-level language
- N number of actual machine language instructions needed to complete the execution (note: loop)
- S average number of basic steps needed to execute one machine instruction. Each step completes in one clock cycle
- R clock rate
- Note: these are not independent to each other

$$T = \frac{N \times S}{R}$$


How to improve T?

Pipeline and Superscalar Operation



- Instructions are not necessarily executed one after another.
- The value of S doesn't have to be the number of clock cycles to execute one instruction.
- Pipelining overlapping the execution of successive instructions.
- Add R1, R2, R3
- Superscalar operation multiple instruction pipelines are implemented in the processor.
- Goal reduce S (could become <1!)

Clock Rate




- Increase clock rate
- Improve the integrated-circuit (IC) technology to make the circuits faster
- Reduce the amount of processing done in one basic step (however, this may increase the number of basic steps needed)
- Increases in R that are entirely caused by improvements in IC technology affect all aspects of the processor's operation equally except the time to access the main memory.

CISC and RISC



- Tradeoff between N and S
- A key consideration is the use of pipelining
- S is close to 1 even though the number of basic steps per instruction may be considerably larger
- It is much easier to implement efficient pipelining in processor with simple instruction sets
- Reduced Instruction Set Computers (RISC)
- Complex Instruction Set Computers (CISC)

Compiler



- A compiler translates a high-level language program into a sequence of machine instructions.
- To reduce N, we need a suitable machine instruction set and a compiler that makes good use of it.
- Goal reduce N×S
- A compiler may not be designed for a specific processor; however, a high-quality compiler is usually designed for, and with, a specific processor.

Performance Measurement




- T is difficult to compute.
- Measure computer performance using benchmark programs.
- System Performance Evaluation Corporation (SPEC) selects and publishes representative application programs for different application domains, together with test results for many commercially available computers.
- Compile and run (no simulation)
- Reference computer

$$SPEC\ rating = \frac{\text{Running time on the reference computer}}{\text{Running time on the computer under test}}$$

SPEC rating =
$$(\prod_{i=1}^{n} SPEC_{i})^{\frac{1}{n}}$$

Multiprocessors and Multicomputers



- Multiprocessor computer
- Execute a number of different application tasks in parallel
- Execute subtasks of a single large task in parallel
- All processors have access to all of the memory shared-memory multiprocessor
- Cost processors, memory units, complex interconnection networks
- Multicomputers
- Each computer only have access to its own memory
- Exchange message via a communication network messagepassing multicomputers



Chapter 2. Machine Instructions and Programs



Objectives



- Machine instructions and program execution, including branching and subroutine call and return operations.
- Number representation and addition/subtraction in the 2's-complement system.
- Addressing methods for accessing register and memory operands.
- Assembly language for representing machine instructions, data, and programs.
- Program-controlled Input/Output operations.

Number, Arithmetic Operations, and Characters







3 major representations:

Sign and magnitude

One's complement

Two's complement

• Assumptions:


4-bit machine word

16 different values can be represented

Roughly half are positive, half are negative

Sign and Magnitude Representation






High order bit is sign: 0 = positive (or zero), 1 = negative Three low order bits is the magnitude: 0 (000) thru 7 (111) Number range for n bits = $+l-2^{n-1}$ -1 Two representations for 0

One's Complement Representation






- Subtraction implemented by addition & 1's complement
- Still two representations of 0! This causes some problems
- Some complexities in addition

Two's Complement Representation



like 1's comp except shifted one position clockwise



- Only one representation for 0
- One more negative number than positive number

Binary, Signed-Integer Representations

B

Page 28

		-	
$b_3 b_2 b_1 b_0$	Sign and magnitude	1' s complement	2' s complement
0 1 1 1	+ 7	+ 7	+ 7
0 1 1 0	+ 6	+ 6	+ 6
0 1 0 1	+ 5	+ 5	+ 5
0 1 0 0	+ 4	+ 4	+ 4
0 0 1 1	+ 3	+ 3	+ 3
0 0 1 0	+ 2	+ 2	+ 2
0 0 0 1	+ 1	+ 1	+ 1
0 0 0 0	+ 0	+ 0	+ 0
1 0 0 0	- 0	- 7	- 8
1 0 0 1	- 1	- 6	- 7
1 0 1 0	- 2	- 5	- 6
1 0 1 1	- 3	- 4	- 5
1 1 0 0	- 4	- 3	- 4
1 1 0 1	- 5	- 2	- 3
1 1 1 0	- 6	- 1	- 2
1 1 1 1	- 7	- 0	- 1

V alues represented

Figure 2.1. Binary, signed-integer representations.

Addition and Subtraction – 2's Complement



	4	0100	-4	1100
	+ 3	0011	+ <u>(-3)</u>	1101
If carry-in to the high order bit = carry-out then ignore carry	7	0111	-7	11001
if carry-in differs from carry-out then overflow	4	0100	-4	1100
	3	<u>1101</u>	+ 3	0011
	1	10001	-1	1111

Simpler addition scheme makes twos complement the most common choice for integer number systems within digital systems


2's-Complement Add and Subtract Operations


Page 31

Figure 2.4. 2's-complement Add and Subtract operations.

Overflow - Add two positive numbers to get a negative number or two negative numbers to get a positive number







Overflow Conditions

0101

0010

0111



5	$\begin{smallmatrix}0&1&1&1\\&0&1&0&1\end{smallmatrix}$	-7	1000
	~ - ~ -	-1	1001
3	0011	<u>-2</u>	1100
-8	1000	7	1 0 1 1 1
Overflow		Overflow	V
	0000		1111

No overflow

No overflow

-5

-8

1101


1011

1,1000

Overflow when carry-in to the high-order bit does not equal carry out

Sign Extension

- Task:
 - Given w-bit signed integer x
 - Convert it to w+k-bit integer with same value
- Rule:
 - Make k copies of sign bit:








```
short int x = 15213;
int         ix = (int) x;
short int y = -15213;
int         iy = (int) y;
```

	Decimal	Hex				Binary				
X	15213			3B	6D			00111011	01101101	
ix	15213	00	00	C4	92	0000000	0000000	00111011	01101101	
У	-15213			C4	93			11000100	10010011	
iy	-15213	FF	FF	C4	93	11111111	11111111	11000100	10010011	



- Memory consists
 of many millions of
 storage cells,
 each of which can
 store 1 bit.
- Data is usually accessed in n-bit groups. n is called word length.






Figure 2.5. Memory words.



32-bit word length example



(a) A signed integer



(b) Four characters



- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A k-bit address memory has 2^k memory locations, namely $0 2^k$ -1, called memory space.
- 24-bit memory: 2²⁴ = 16,777,216 = 16M (1M=2²⁰)
- 32-bit memory: $2^{32} = 4G (1G=2^{30})$
- 1K(kilo)=2¹⁰
- 1T(tera)=240



- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory – byteaddressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...

Big-Endian and Little-Endian Assignments



Big-Endian: lower byte addresses are used for the most significant bytes of the word

Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word

Word address		Byte a	address			Byte address			
0	0	1	2	3	0	3	2	1	0
4	4	5	6	7	4	7	6	5	4
		•						•	
		•						•	
2 ^k - 4	2 ^k - 4	2 ^k - 3	2 ^k - 2	2 ^k - 1	2 ^k - 4	2^{k} - 1	2 ^k - 2	2 ^k - 3	2 ^k - 4

(a) Big-endian assignment


(b) Little-endian assignment

Figure 2.7. Byte and word addressing.



- Address ordering of bytes
- Word alignment
 - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
 - 16-bit word: word addresses: 0, 2, 4,....
 - 32-bit word: word addresses: 0, 4, 8,....
 - 64-bit word: word addresses: 0, 8,16,....
- Access numbers, characters, and character strings

Memory Operation




- Load (or Read or Fetch)
- Copy the content. The memory content doesn't change.
- Address Load
- Registers can be used
- Store (or Write)
- Overwrite the content in memory
- Address and Data Store
- Registers can be used

Instruction and Instruction and Instruction Sequencing



"Must-Perform" Operations



- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers

Register Transfer Notation



- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0,...)
- Contents of a location are denoted by placing square brackets around the name of the location (R1 ← [LOC], R3 ← [R1]+[R2])
- Register Transfer Notation (RTN)

Assembly Language Notation



- Represent machine instructions and programs.
- Move LOC, R1 = R1 ← [LOC]
- Add R1, R2, R3 = R3 \leftarrow [R1]+[R2]

CPU Organization

- Single Accumulator
 - Result usually goes to the Accumulator
 - Accumulator has to be saved to memory quite often
- General Register
 - Registers hold operands thus reduce memory traffic
 - Register bookkeeping
- Stack
 - Operands and result are always in the stack



- Three-Address Instructions
 - ADD R1, R2, R3

$$R1 \leftarrow R2 + R3$$

- Two-Address Instructions
 - ADD R1, R2

$$R1 \leftarrow R1 + R2$$

- One-Address Instructions
 - ADD M


$$AC \leftarrow AC + M[AR]$$

- Zero-Address Instructions
 - ADD

$$TOS \leftarrow TOS + (TOS - 1)$$

- RISC Instructions
 - Lots of registers. Memory is restricted to Load & Store





Example: Evaluate (A+B) * (C+D)

Three-Address

1. ADD + M[B] R1, A, B

 $; R1 \leftarrow M[A]$

2. ADD+ M[D]

R2, C, D

; $R2 \leftarrow M[C]$

3. MUL★ R2

X, R1, R2

; M[X] ← R1

Example: Evaluate (A+B) * (C+D)

Two-Address

1. MOV

R1, A

; $R1 \leftarrow M[A]$

2. ADD

R1, B

; $R1 \leftarrow R1 + M[B]$

3. MOV

R2, C

; R2 ← M[C]

4. ADD

R2, D

; $R2 \leftarrow R2 + M[D]$

5. MUL

R1, R2

; $R1 \leftarrow R1 * R2$

6. MOV

X, R1

; M[X] ← R1

Example: Evaluate (A+B) * (C+D)

One-Address

1. LOAD

2. ADD

3. STORE

4. LOAD

5. ADD

6. MUL

7. STORE

Α

В

Т

C

D

Т

X

; $AC \leftarrow M[A]$

; $AC \leftarrow AC + M[B]$

; M[T] ← AC

; $AC \leftarrow M[C]$

; $AC \leftarrow AC + M[D]$

; $AC \leftarrow AC * M[T]$

 $; M[X] \leftarrow AC$

Example: Evaluate (A+B) * (C+D)



1. PUSH

Α

; TOS ← A

2. PUSH

В

; TOS ← B

3. ADD

; TOS \leftarrow (A + B)

4. PUSH

C

; TOS ← C

5. PUSH

 \Box

; TOS ← D

6. ADD

; TOS \leftarrow (C + D)

7. MUL

; TOS \leftarrow (C+D)*(A+B)

8. POP

X

; $M[X] \leftarrow TOS$



Example: Evaluate (A+B) * (C+D)

RISC

1. LOAD

R1, A

; R1 ← M[A]

2. LOAD

R2, B

; $R2 \leftarrow M[B]$

3. LOAD

R3, C

; R3 \leftarrow M[C]

4. LOAD

R4, D

 $; R4 \leftarrow M[D]$

5. ADD

R1, R1, R2

 $R1 \leftarrow R1 + R2$

6. ADD

R3, R3, R4

 $R3 \leftarrow R3 + R4$

7. MUL


R1, R1, R3

 $; R1 \leftarrow R1 * R3$

8. STORE

X, R1

; M[X] ← R1



Using Registers

- Registers are faster
- Shorter instructions
 - The number of registers is smaller (e.g. 32 registers need 5 bits)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.

Instruction Execution and Straight-Line Sequencing








Figure 2.8. A program for $C \leftarrow [A] + [B]$.

Branching





Branching

Branch target

Conditional branch

LOOP

Program loop

Move N,R1Clear R0

Determine address of "Next" number and add "Next" number to R0

Decrement R1

Branch>0 **LOOP**

Move R0,SUM

n

NUM1

NUM2

SUM

N

Figure 2.10. Using a loop to add *n* numbers.

NUMn



Condition Codes





- Condition code flags
- Condition code register / status register
- N (negative)
- Z (zero)
- V (overflow)
- C (carry)
- Different instructions affect different flags

Conditional Branch Instructions



- Example:
 - A: 11110000
 - B: 00010100













- How to specify the address of branch target?
- Can we give the memory operand address directly in a single Add instruction in the loop?
- Use a register to hold the address of NUM1; then increment by 4 on each pass through the loop.








- AC is implied in "ADD M[AR]" in "One-Address" instr.
- TOS is implied in "ADD" in "Zero-Address" instr.
- Immediate
 - The use of a constant in "MOV R1, 5", i.e. R1 \leftarrow 5
- Register
 - Indicate which register holds the operand

- Register Indirect
 - Indicate the register that holds the number of the register that holds the operand

MOV R1, (R2)


- Autoincrement / Autodecrement
 - Access & update in 1 instr.
- Direct Address
 - Use the given address to access a memory location






Indirect Address


 Indicate the memory location that holds the address of the memory location that holds the data






Indexed

EA = Index Register + Relative Addr



Base Register

EA = Base Register + Relative Addr






The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.


Name	Assembler syrtax	Addressingunction
Immediate	# V alue	Operand= Value
Register	R <i>i</i>	EA = Ri
Absolut (Direct)	LOC	EA = LOC
Indirect	(R <i>i</i>) (LOC)	EA = [Ri] $EA = [LOC]$
Index	X(Ri)	EA = [Ri] + X
Basewithindex	(R <i>i</i> ,R <i>j</i>)	EA = [Ri] + [Rj]
Basewithindex andoffset	X(R <i>i</i> ,R <i>j</i>)	EA = [Ri] + [Rj] + X
Relative	X(PC)	EA = [PC] + X
Autoincremet	(R <i>i</i>)+	EA = [Ri]; Increment Ri
Autodecrement	- (R <i>i</i>)	Decrement Ri ; EA = [Ri]

Indexing and Arrays



- Index mode the effective address of the operand is generated by adding a constant value to the contents of a register.
- Index register
- $X(R_i)$: $EA = X + [R_i]$
- The constant X may be given either as an explicit number or as a symbolic name representing a numerical value.
- If X is shorter than a word, sign-extension is needed.

Indexing and Arrays



- In general, the Index mode facilitates access to an operand whose location is defined relative to a reference point within the data structure in which the operand appears.
- Several variations:

$$(R_i, R_j)$$
: EA = $[R_i] + [R_j]$
 $X(R_i, R_i)$: EA = $X + [R_i] + [R_i]$

Relative Addressing



- Relative mode the effective address is determined by the Index mode using the program counter in place of the general-purpose register.
- X(PC) note that X is a signed number
- Branch>0 LOOP
- This location is computed by specifying it as an offset from the current value of PC.
- Branch target may be either before or after the branch instruction, the offset is given as a singed num.





- Autoincrement mode the effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically incremented to point to the next item in a list.
- (R_i)+. The increment is 1 for byte-sized operands, 2 for 16-bit operands, and 4 for 32-bit operands.
- Autodecrement mode: -(R_i) decrement first




Figure 2.16. The Autoincrement addressing mode used in the program of Figure 2.12.

Assembly Language



Types of Instructions

Data Transfer Instructions

Name	Mnemonic
Load	LD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Pop	POP



Data Transfer Instructions



Mode	Assembly	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC+ADR]$
Immediate operand	LD #NBR	AC ← NBR
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	AC ← R1
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	$AC \leftarrow M[R1], R1 \leftarrow R1+1$

Data Manipulation Instructions

- Arithmetic
- Logical & Bit Manipulation
- Shift

Name	Mnemonic
Clear	CLR
Complement	COM
AND	AND
OR	OR
Exclusive-OR	XOR
Clear carry	CLRC
Set carry	SETC
Complement	COMC
carry	
Enable interrupt	EI
Disable interrunt	DI

Name	Mnemonic
Increment	INC
Decrement	DEC
Add	ADD
Subtract	SUB
Multiply	MUL
Divide	DIV
Add with carry	ADDC
Subtract with borrow	SUBB
N.I	

Name	Mnemonic
Logical shift right	SHR
Logical shift left	SHL
Arithmetic shift right	SHRA
Arithmetic shift left	SHLA
Rotate right	ROR
Rotate left	ROL
Rotate right through	RORC
carry	NORC

Datata laft through agree DOLC

Program Control Instructions



Name	Mnemonic
Branch	BR
Jump	JMP
Skip	SKP
Call	CALL
Return	RET
Compare (Subtract)	CMP
Test (AND)	TST

Subtract A – B but don't store the result


10110001

00001000

Mask

000000000

Conditional Branch Instructions



Mnemonic	Branch Condition	Tested Condition
BZ	Branch if zero	Z = 1
BNZ	Branch if not zero	Z = 0
ВС	Branch if carry	C = 1
BNC	Branch if no carry	C = 0
BP	Branch if plus	S = 0
BM	Branch if minus	S = 1
BV	Branch if overflow	V = 1
BNV	Branch if no overflow	V = 0

Basic Input/Output Operations




1/0



- The data on which the instructions operate are not necessarily already stored in memory.
- Data need to be transferred between processor and outside world (disk, keyboard, etc.)
- I/O operations are essential, the way they are performed can have a significant effect on the performance of the computer.



- Read in character input from a keyboard and produce character output on a display screen.
- Rate of data transfer (keyboard, display, processor)
- Difference in speed between processor and I/O device creates the need for mechanisms to synchronize the transfer of data.
- A solution: on output, the processor sends the first character and then waits for a signal from the display that the character has been received. It then sends the second character. Input is sent from the keyboard in a similar way.







Figure 2.19 Bus connection for processor, keyboard, and display.



 Machine instructions that can check the state of the status flags and transfer data: READWAIT Branch to READWAIT if SIN = 0 Input from DATAIN to R1

WRITEWAIT Branch to WRITEWAIT if SOUT = 0
Output from R1 to DATAOUT



 Memory-Mapped I/O – some memory address values are used to refer to peripheral device buffer registers. No special instructions are needed. Also use device status registers.

READWAIT Testbit #3, INSTATUS
Branch=0 READWAIT
MoveByte DATAIN, R1




- Assumption the initial state of SIN is 0 and the initial state of SOUT is 1.
- Any drawback of this mechanism in terms of efficiency?
 - Two wait loops > processor execution time is wasted
- Alternate solution?
 - Interrupt




Stacks


Home Work




 For each Addressing modes mentioned before, state one example for each addressing mode stating the specific benefit for using such addressing mode for such an application.

LIFOLast In First Out







- Memory Stack
 - PUSH


$$SP \leftarrow SP - 1$$

 $M[SP] \leftarrow DR$

POP

$$DR \leftarrow M[SP]$$

 $SP \leftarrow SP + 1$



Reverse Polish Notation



Infix Notation

$$A + B$$

Prefix or Polish Notation

$$+AB$$

Postfix or Reverse Polish Notation (RPN)

$$AB +$$

$$A * B + C * D \Longrightarrow A B * C D * +$$

Reverse Polish Notation

Example

$$(A + B) * [C * (D + E) + F]$$

 $(A B +) (D E +) C * F + *$

Reverse Polish Notation



Stack Operation

$$(3)(4)*(5)(6)*+$$

PUSH 3

PUSH 4

MULT

PUSH 5

PUSH 6

MULT


ADD














 Logical shift – shifting left (LShiftL) and shifting right (LShiftR)



Arithmetic Shifts





Rotate





Figure 2.32. Rotate instructions.


Multiplication and Division




- Not very popular (especially division)
- Multiply R_i , R_j $R_j \leftarrow [R_i] \times [R_j]$
- 2n-bit product case: high-order half in R(j+1)
- Divide R_i , R_j $R_j \leftarrow [R_i] / [R_j]$

Quotient is in Rj, remainder may be placed in R(j+1)






- Assembly language program needs to be converted into machine instructions. (ADD = 0100 in ARM instruction set)
- In the previous section, an assumption was made that all instructions are one word in length.
- OP code: the type of operation to be performed and the type of operands used may be specified using an encoded binary pattern
- Suppose 32-bit word length, 8-bit OP code (how many instructions can we have?), 16 registers in total (how many bits?), 3-bit addressing mode indicator.
- Add R1, R2
- Move 24(R0), R5
- LshiftR #2, R0
- Move #\$3A, R1
- Branch>0 LOOP



(a) One-word instruction



- What happens if we want to specify a memory operand using the Absolute addressing mode?
- Move R2, LOC
- 14-bit for LOC insufficient
- Solution use two words



(b) Two-word instruction



- Then what if an instruction in which two operands can be specified using the Absolute addressing mode?
- Move LOC1, LOC2
- Solution use two additional words
- This approach results in instructions of variable length. Complex instructions can be implemented, closely resembling operations in high-level programming languages – Complex Instruction Set Computer (CISC)



- If we insist that all instructions must fit into a single 32-bit word, it is not possible to provide a 32-bit address or a 32-bit immediate operand within the instruction.
- It is still possible to define a highly functional instruction set, which makes extensive use of the processor registers.
- Add R1, R2 ---- yes
- Add LOC, R2 ---- no
- Add (R3), R2 ---- yes