

LOW POWER CMOS FULL ADDER DESIGN

Bhargav Vamshi Madupu, B.V Raju Institute Of Technology, Narsapur, Telangana, India

February 19, 2022

ABSTRACT

This Paper deals with low power Cmos full adder using 28nm Technology by taking merits of existing full-adders. In the present day scenario the world is moving forward to reduce the power consumption of the electronic devices we use. The proposed one-bit full adder has minimal power consumption when compared to a conventional Full adder. The proposed adder compared and then analyzed average power, Area and Max power with existing full adder.

1. REFERENCE CIRCUIT DETAILS


With continuous increase in complexity and number of components on integrated circuits, power consumption of VLSI (very large scale integration) circuits is increasing at a rapid rate.. Large power consumption affects the circuit operation and reliability by increasing temperature of circuits which is not desirable.s. Full adders being core building blocks in different VLSI circuits like comparators, Performance of adder circuit highly affects the overall capability of the system.The block diagram of a conventional full adder circuit consists of three inputs and we obtain the outputs as sum and carry. The inputs can be denoted as A, B, Cin and the outputs can be represented by Sum and Cout.

$$\text{SUM} = (A \oplus B) \oplus \text{Cin}$$


$$\text{Cout} = A.B + \text{Cin}(A \oplus B)$$

2. REFERENCE CIRCUIT


2.1. Block Diagram



2.2. Schematic



3. REFERENCE CIRCUIT WAVEFORMS



4. REFERENCES

- Y. Leblebici, S.M. Kang, CMOS Digital Integrated Circuits, Singapore: Mc Graw Hill, 2nd edition, 1999.
- R. Zimmermann, and W. Fichtner, "Low-power logic styles: CMOS versus pass-transistor logic," IEEE J. Solid State Circuits, vol. 32, no. 7, pp. 1079-1090, Jul. 1997.
- N. Weste and K. Eshraghian, "Principles of CMOS VLSI Design, A System Perspective," AddisonWesley, 1993.
- N. Zhuang and H. Wu, "A new design of the CMOS full adder," IEEE J. Solid-State Circuits, vol. 27, no. 5, pp. 840-844, May 1992.