Function multiversioning in system image All about vector registers


Yichao Yu

Harvard

Oct. 16, 2017

1/5

Implement function multi versioning in sysimg #21849



- Just enough to make Jeff happy
- Without losing the audience
- With a single version of the talk (Important!)

- Just enough to make Jeff happy
- Without losing the audience
- With a single version of the talk (Important!)

- Just enough to make Jeff happy
- Without losing the audience
- With a single version of the talk (**Important!**)

- Just enough to make Jeff happy
- Without losing the audience
- With a single version of the talk (Important!)

How did it all begin


No performance scaling in threading #17395

① Oper

ranjanan opened this issue on 13 Jul 2016 · 41 comments



How did it all begin



Register size

$$ax \longrightarrow eax \longrightarrow rax$$

$$mmx0 \longrightarrow xmm0 \longrightarrow ymm0 \longrightarrow zmm0$$

Register size

$$ax \longrightarrow eax \longrightarrow rax$$

$$mmx0 \longrightarrow xmm0 \longrightarrow ymm0 \longrightarrow zmm0$$

More/larger registers — More states to manage

5/5

Register size

$$ax \longrightarrow eax \longrightarrow rax$$

$$mmx0 \longrightarrow xmm0 \longrightarrow ymm0 \longrightarrow zmm0$$

More/larger registers — More states to manage (Intel got something wrong almost everytime)

5/5