


# NISQ+: Boosting quantum computing power by approximating quantum error correction

Yichao Yu



Ni Group

Apr. 26, 2020


# Stabilizer operators



# Stabilizer operators




$$X = \prod_{i=a,b,c,d} \sigma_i^x$$




$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$

# Error and stabilizer


$$X = \prod_{i=a,b,c,d} \sigma_i^x$$


## Error and stabilizer


$$X = \prod_{i=a,b,c,d} \sigma_i^x$$

Qubit state:  $X|\psi\rangle = |\psi\rangle$

Error:  $\sigma_a^z$

## Error and stabilizer



$$X = \prod_{i=a,b,c,d} \sigma_i^x$$

Qubit state:  $X|\psi\rangle = |\psi\rangle$

Error:  $\sigma_a^z$


$$X\sigma_a^z|\psi\rangle = -\sigma_a^zX|\psi\rangle = -\sigma_a^z|\psi\rangle$$

## Gate implementation of stabilizer: Z



$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$

# Gate implementation of stabilizer: Z




$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$

a	b	c	d	ancilla	$\langle Z \rangle$
$ 0\rangle$	$ 0\rangle$	$ 0\rangle$	$ 0\rangle$	$ 0\rangle$	1
$ 1\rangle$	$ 0\rangle$	$ 0\rangle$	$ 0\rangle$	$ 1\rangle$	-1
$ 1\rangle$	$ 1\rangle$	$ 0\rangle$	$ 0\rangle$	$ 0\rangle$	1
$ 1\rangle$	$ 1\rangle$	$ 1\rangle$	$ 0\rangle$	$ 1\rangle$	-1
$ 1\rangle$	$ 1\rangle$	$ 1\rangle$	$ 1\rangle$	$ 0\rangle$	1




## Gate implementation of stabilizer: X




$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$

# Gate implementation of stabilizer: X




$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$




$$X = \prod_{i=a,b,c,d} \sigma_i^x$$


# Gate implementation of stabilizer: X




$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$




$$X = \prod_{i=a,b,c,d} \sigma_i^x$$





# Gate implementation of stabilizer: X



$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$



$$X = \prod_{i=a,b,c,d} \sigma_i^x$$



# Gate implementation of stabilizer: X




$$Z = \prod_{i=a,b,c,d} \sigma_i^z$$




$$X = \prod_{i=a,b,c,d} \sigma_i^x$$




# Syndrome



# Syndrome




# Benign ambiguity






# Benign ambiguity





# Benign ambiguity



$$Error = \prod_i \sigma_i^z = Z$$

# Real ambiguity



**Minimal number of qubits required to form a logical error.**

**Minimal number of qubits required to form a logical error.**  
i.e. system size.

**Minimal number of qubits required to form a logical error.**  
i.e. system size.

## Larger code distance

- More redundancy
- Less logical error (assuming independent/local single physical qubit error)
- More processing power required

**Minimal number of qubits required to form a logical error.**  
i.e. system size.

## Larger code distance

- More redundancy
- Less logical error (assuming independent/local single physical qubit error)
- More processing power required

**Minimal number of qubits required to form a logical error.**  
i.e. system size.

## Larger code distance


- More redundancy
- Less logical error (assuming independent/local single physical qubit error)
- More processing power required




**Minimal number of qubits required to form a logical error.**  
i.e. system size.


## Larger code distance

- More redundancy
- Less logical error (assuming independent/local single physical qubit error)
- More processing power required







# Algorithm




Step 1




Step 2




Step 3



Step 4




Step 5




Step 6


# Algorithm




Step 1




Step 2




Step 3




Step 4




Step 5




Step 6



(a)



(b)



(c)

— Chain chosen by the decoder

— Correct chain

# Implementation and performance

- Hardware decoding
- Low power
- High speed

# Implementation and performance

- Hardware decoding
- Low power
- High speed

# Implementation and performance

- Hardware decoding
- Low power
- High speed



## Implementation and performance

- Hardware decoding
- Low power
- High speed

Code Distance	Max (ns)	Average (ns)
3	3.74	0.28
5	9.28	0.72
7	14.2	2.00
9	19.2	3.81

## Implementation and performance

- Hardware decoding
- Low power
- High speed

Code Distance	Max (ns)	Average (ns)
3	3.74	0.28
5	9.28	0.72
7	14.2	2.00
9	19.2	3.81

### Power consumption

3.78 mW for code distance 9.

## Implementation and performance

