

### Assignment III

PAGE NO.  

- i) Perform following operations on 5 bit signed nos using 2's complement representation system. Also indicate whether overflow has occurred.

a)  $(-9) + (-7)$

$$(-9) \rightarrow 10001 \rightarrow \text{1's complement } 10110$$

$$\begin{array}{r} +1 \quad \text{2's complement} \\ \hline 10111 \end{array}$$

$$(-7) \rightarrow 00111 \rightarrow \text{1's complement } 11000$$

$$\begin{array}{r} +1 \quad \text{2's complement} \\ \hline 11001 \end{array}$$

Add these two

$$\begin{array}{r} 10111 \\ 11001 \\ \hline 110000 \end{array}$$

ignore MSB      -16 i.e. 10000  
carry bit

b)  $(+7) - (-8)$

$$(+7) \rightarrow 00111 \rightarrow$$

$$(-8) \rightarrow 01000 \rightarrow \text{1's complement } 10111 \quad \text{2's complement}$$

$$\begin{array}{r} 10111 \\ +1 \\ \hline 11000 \end{array}$$

Add these two

$$\begin{array}{r} 11001 \\ 11000 \\ \hline 110001 \end{array} \quad \begin{array}{r} 00111 \\ 11000 \\ \hline 11111 \end{array}$$

15

But MSB is 1 which is -ve

Hence overflow occurs.

KSIT

2) Design a logic circuit to perform addition/subtraction of n bit no.  $x$  and  $y$

n-bit adder can be used to add 2's complement nos  $x$  and  $y$


Overflow can only occur when signs of 2 operands are same

In order to perform the subtraction operation  $x - y$  on 2's complement nos  $x$  and  $y$ , we form 2's complement of  $y$  and add it to  $x$

Addition or subtraction operation is done based on value applied to Add/Sub input control line

control-line = 0 for addition, applying the  $y$  vector unchanged to one of the adder inputs

control-line = 1 for subtraction, the  $y$  vector is 2's complemented



3) Draw 4 bit carry lookahead adder and explain. (12)

Explain fast adder

The logic expression for  $s_i$  (sum) and  $c_{i+1}$  (carry-out) of stage  $i$  are

$$s_i = x_i y_i + c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


$$c_{i+1} = g_i + p_i c_i$$


$$g_i = x_i y_i \quad p_i = x_i + y_i$$

$$c_{i+1} = g_i + p_i c_i$$


KSIT

- The expressions of  $g_i$  and  $p_i$  are called generate and propagate functions.
- If  $g_i = 1$  then  $C_{i+1} = 1$  independent of input carry  $c_i$ . This occurs when both  $x_i$  and  $y_i$  are 1. Propagate function means that an input carry will produce an output-carry when either  $x_i = 1$  or  $y_i = 1$ .
- All  $g_i$  and  $p_i$  functions can be performed independently and in parallel in one logic delay.
- Expanding  $c_i$  terms of  $i=1$  and substituting
$$c_{i+1} = g_i + p_i g_{i-1} + p_i p_{i-1} g_{i-2} + \dots + p_1 g_0 + p_i p_{i-1} \dots p_{i-1} p_0 c_0$$
- Delay through the adder is 3 gate delays for carry-bits and 4 gate delays for sum bits.
- $c_1 = g_0 + p_0 c_0$
- $c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0$
- $c_3 = g_2 + p_2 g_1 + p_2 p_1 g_0 + p_2 p_1 p_0 c_0$
- $c_4 = g_3 + g_3 g_2 + p_3 p_2 g_1 + p_3 p_2 p_1 g_0 + p_3 p_2 p_1 p_0 c_0$
- The carries are implemented in block labeled carry-lookahead logic. An adder implemented in this form is called a carry-lookahead adder.






- 4) Explain with figure the design and working of a 16 bit carry - look - ahead adder built using 4 bit adder
- 16 bit adder can be built from 4-bit adder blocks
  - These blocks provide new output functions defined as  $G_k$  and  $P_k$  where  $k=0$  for first 4-bit block  $k=1$  for second 4-bit block and so on
  - In first block  $P_0 = P_3 P_2 P_1 P_0$
- $$G_0 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$
- The first level  $g_i$  and  $p_i$  functions determine whether bit stage  $i$  generates or propagates a carry, and the second level  $G_k$  and  $P_k$  functions determine whether block- $k$  generates or propagates a carry.
  - carry  $C_{16}$  is performed by one of the carry-lookahead circuits as
- $$C_{16} = G_3 + P_3 P_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$
- All carries are available 5 gate delays after  $x, y$  and  $C_0$  are applied as inputs.



- 5) Explain sequential circuit for binary multiplication.
- Registers A and Q combined hold partial product P<sub>pi</sub> while the multiplier bit  $q_i$  generates the signal Add / No add.
  - The carry-out from the adder is stored in flip-flop C.
- Procedure for multiplication.
- 1) Multiplier is loaded into register Q  
Multiplicand is loaded into register M  
C and A are cleared to 0
  - 2) if  $q_0 = 1$  add M to A and store sum in A  
Then C, A and Q are shifted right one bit position  
if  $q_0 = 0$  no addition performed and  
C, A and Q are shifted right one bit-position.
  - 3) After n-cycles, the high order half of the product is held in register A and low-order half is held in register Q.

Registers A (Initially 0)



6) Explain Booth Algorithm for binary multiplication - State its advantages and disadvantages.

- This algorithm generates a  $2n$ -bit product
- treats both positive and negative  $2^n$ 's complement  $n$ -bit operands uniformly.
- This algorithm suggests that we can reduce the no. of operations required for multiplication by representing multiplier as a difference btwn 2 nos
- This algorithm achieves some efficiency in no. of addition required when multiplier has a few large blocks of 1s

Multiplexer	Version of multiplicand selected by bit $i$	
Bit $i$	Bit $i-1$	0 $\times M$
0	0	0 $\times M$
0	1	+1 $\times M$
1	0	-1 $\times M$
1	1	0 $\times M$

KSIT

Eg:      Multiplicand      0101101

Multiplier 001110

Step 1: Put 0 at end of multiplier

0011100

Step 2: Start from right side and take 2 bits at a time

0 0 1 1 1 1 0 0  
0 +1 0 0 0 -1 0

Step 3: Now perform multiplication

if the multiplier is -1 partial sum is 2's complement of multiplicand

If the multiplier is 0 partial sum will be 0

If the multiplier is 1 partial sum will be multiplicand

	0 1 0 1 1 0 1		0 1 0 1 1 0 1
	<u>0 + 1 0 0 0 - 1 0</u>		<u>0 + 1 0 0 0 - 1 0</u>
0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0
1 1 1 1 1	1 1 0 1 0 0 1	1 1 1 1 1 1 0 1 0 0 1 1	
0 0 0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0	
0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	
0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	
0 0 0 1 0	1 0 1 0 1	0 0 0 1 0 1 1 0	
0 0 0 0 0	0 0 0 0 0	0 0 0 0 0 0 0 0 0	
1	0 0 1 0 0 0 1	1 1 1 1 1 1 0 0 1 0 1 0 0 1 1 0	

MSB 1 It is negative and take 2's complement.

7) Explain Fast Multiplication Method Bit pair recoding of multipliers.

It is derived from Booth algorithm

reduces no. of summands by a factor of 2


- Group the Booth-recoded multiplier bits in pairs for bit pair recording derived from Booth recoding.
  - pair  $(+, -)$  is equivalent to  $(0, +1), (-1, +1)$  equivalent to  $(0, -1)$
  - $(+, 0)$  is equivalent to  $(0, +2), (-1, 0)$  equivalent to  $(0, -2)$
  - $(0, 0)$  equivalent to 0
- sign extension

$\boxed{1} \ 1 \ 1 \ 0 \ 1 \ 0 \ \boxed{0} \leftarrow$  Implied 0 to right of LSB

$\begin{array}{cccccc} 0 & 0 & -1 & +1 & 1 & 0 \\ \underbrace{\quad}_0 & \underbrace{\quad}_{-1} & \underbrace{\quad}_{-2} & & & \end{array}$



Multiplexer bit-pair $i+1 \ i$	Multiplexer bit on the right $i-1$	Multiplicand selected at position $i-1$
0 0	0	$0 \times M$
0 0	1	$+1 \times M$
0 1	0	$+1 \times M$
0 1	1	$+2 \times M$
1 0	0	$+2 \times M$
1 0	1	$-1 \times M$
1 1	0	$-1 \times M$
1 1	1	$0 \times M$

Eg:  $0 \ 1 \ 1 \ 0 \ 1 \ (+13)$   
 $1 \ 1 \ 0 \ 1 \ 0 \ (-6)$




$$\begin{array}{r}
 & 0 & 1 & 1 & 0 & 1 \\
 & 0 & -1 & -2 \\
 \hline
 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & 0 \\
 1 & 1 & 1 & 1 & 0 & 0 & 1 & 1 & | \\
 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 & | \\
 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 0 \\
 \hline
 0 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 0 & (-78)
 \end{array}$$

- 8) Explain the concept of carry save addition for the multiplication operation  $M \times Q = P$  for 4 bit operands with diagram and examples.
- Consider array for  $4 \times 4$  multiplication. Needs 29 gate delays.
  - Instead of letting the carries ripple along the rows they can be "saved" and introduced into the next row, at correct weighted positions.
  - Consider the add'n of many summands.
  - Group summands in three's and perform carry-save addition on each of these groups in parallel to generate a set of S and C vectors in one full-adder delay.
  - Group all of the S and C vectors into three's and perform carry-save addition on them, generating a further set of S and C vectors in one more full-adder delay.
  - Continue with this process until there are only two vectors remaining. They can be added in a Ripple carry Adder or Carry lookahead to produce the desired product.
  - By comparison the total gate delay in performing multiplication by using  $n \times n$  array is  $G(n-1) - 1 = 17$




Level 1 CSA



Level 2 CSA




Level 3 CSA




Final addition.

Product

$$\begin{array}{r}
 & 1 & 0 & 1 & 1 & 0 & 1 & M \\
 \times & 1 & 1 & 1 & 1 & 1 & 1 & Q \\
 \hline
 & 1 & 0 & 1 & 1 & 0 & 1 & \\
 & 1 & 0 & 1 & 1 & 0 & 1 & \\
 & 1 & 0 & 1 & 1 & 0 & 1 & \\
 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \\
 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
 \hline
 & 1 & 0 & 1 & 1 & 0 & 1 & \\
 & 1 & 0 & 1 & 1 & 0 & 1 & \\
 & 1 & 0 & 1 & 1 & 0 & 1 & \\
 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \\
 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
 \hline
 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \\
 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 0 \\
 \hline
 & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 1 \\
 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 \\
 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 0 & 0 \\
 \hline
 & 0 & 0 & 1 & 1 & 1 & 1 & 0 & 0 \\
 & 0 & 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 \\
 \hline
 + & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 \\
 \hline
 & 1 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 1 & Product
 \end{array}$$



- 9) Explain with figure circuit arrangement for binary division
- An n-bit positive divisor is loaded into register M
  - An m-bit positive dividend is loaded into register Q at the start of the operation. Register A is set to 0
  - After division operation, the n-bit quotient is in register Q and the remainder is in register A



- 10) Give an algorithm and explain with an example both restoring and non-restoring methods for integer division.

Restoring division:

Do the following n times

- 1) Shift A and Q left one binary position
- 2) Subtract M from A, and place the answer back in A
- 3) If the sign of A is 1, set go to 0 and add M back to A  
If the sign of A is 0, set go to 1 and no restoring

$$\begin{array}{r} 10 \\ \times 1000 \\ \hline 10 \end{array}$$

Initially      0 0 0 0 0      1 0 0 0

                  0 0 0 1 1      0 0 0 □ }

Shift      0 0 0 0 1

Subtract      1 1 1 0 1

1st cycle

Set q<sub>0</sub>      ① 1 1 1 0

Restore

1 1

0 0 0 0 1      0 0 0 □ 0

Shift      0 0 0 1 0      0 0 □ 0 □

Subtract      1 1 1 0 1

2nd cycle

Set q<sub>0</sub>      ① 1 1 1 1

Restore

1 1

0 0 0 1 0      0 0 □ 0 0

Shift      0 0 1 0 0      0 □ 0 □ 0

Subtract      1 1 1 0 1

3rd cycle

Set q<sub>0</sub>      ② 0 0 0 1

Shift

0 0 0 1 0

0 □ 0 0 1

Subtract

1 1 1 0 1

0 □ 0 1 1 □

Set q<sub>0</sub>

③ 1 1 1 1

Restore

1 1

0 0 0 1 0

0 □ 0 1 0

4th cycle

Remainder

quotient

Non restoring algorithm:

- 1) If the sign of A is 0, shift A and Q left one bit position and subtract M from A otherwise shift A and Q left and add M to A
- 2) Now, if the sign of A is 0, set  $q_0$  to 1 otherwise, set  $q_0$  to 0
- 3) If sign of A is 1, add M to A

Initially

0	0	0	0	0	1	0	0
---	---	---	---	---	---	---	---

0	0	0	1	1
---	---	---	---	---

Shift

0	0	0	0	1	0	0	0
---	---	---	---	---	---	---	---

Subtract

1	1	1	0	1
---	---	---	---	---

Set  $q_0$ 

①	1	1	0	0	0	0	0
---	---	---	---	---	---	---	---



Shift

1	1	1	0	0	0	0	0
---	---	---	---	---	---	---	---

Add

0	0	0	1	1
---	---	---	---	---

set  $q_0$ 

①	1	1	1	1	0	0	0
---	---	---	---	---	---	---	---



Shift

1	1	1	0	0	0	0	0
---	---	---	---	---	---	---	---

Add

0	0	0	1	1
---	---	---	---	---

set  $q_0$ 

②	0	0	0	1	0	0	0
---	---	---	---	---	---	---	---



Shift

0	0	0	1	0	0	0	0
---	---	---	---	---	---	---	---

Subtract

1	1	1	0	1
---	---	---	---	---

set  $q_0$ 

③	1	1	1	1	0	0	0
---	---	---	---	---	---	---	---



Add

1	1	1	1
---	---	---	---

0	0	0	1
---	---	---	---

0	0	0	0
---	---	---	---

} Restore remainder

Remainder

Quotient

ii) Explain Excess notation, Normalization and special conditions for exponents.

### Excess notation

- Rather than representing an negative exponent in 2's complement form, it turns out to be more beneficial to represent the exponent in excess notation.
  - If 7 bits are allocated to exponent, exponents can be represented as  $-64 \leq e \leq 63$  i.e.  $-64 \leq e \leq 63$
- Exponent can also be represented using the following coding called as excess - 64

$$E' = E_{\text{true}} + 6$$

In general excess - p coding

$$E' = E_{\text{true}} + p$$

True exponent of -64 is represented as 0

0 is represented as 64

63 is represented as 127

### Normalization:

Consider

$$0001101000(10110) \times 2^8 = 1101000101(10) \times 2^5$$

Exponent of x was decreased by 1 for every left shift of x

A no. which is brought into a form so that all of the mantissa digits are optimally used is called a normalized no.

In base-2 representation this implies that MSB of the mantissa is always 1. We can do away without storing MSB. IEEE notation assumes that all nos are normalized so that the MSB of the mantissa is a '1' and does not store this bit.

The values of nos represented in IEEE single precision notation are  $(+, -) 1.M \times 2^{(E-127)}$

The hidden 1 forms integer part of the mantissa.  
special conditions

- 1) When  $E^l = 0$  then Mantissa  $M=0$  and value exact 0 is represented
- 2) When  $E^l = 255$ ,  $M=0$  value  $\infty$  is represented  $\infty$  is number dividing by 0
- 3) When  $E^l = 0$  and  $M \neq 0$  denormal nos are represented
- 4)  $E^l = 255$ ,  $M \neq 0$  the value is called Not a Number (NaN)
- 5)  $E^l < -126$  underflow
- 6)  $E^l > 127$  overflow

In such cases exceptions such as overflow and underflow divide by zero, inexact and invalid are raised.

- 12) Explain IEEE standard for floating pt nos.  
 & representations

1) Single precision representation occupies single 32-bit word  
 scale factor has a range of  $2^{-126}$  to  $2^{+127}$   
 32 bit word is divided into 3 fields : sign (1 bit)  
 exponent (8 bits)  
 mantissa (23 bits)

Signed exponent =  $E$

Last 23 bits represent mantissa . Since binary normalization is used MSB of mantissa is equal to 1

24. bit mantissa provides a precision equivalent to about 7 decimal-digits.

- 2) Double precision representation occupies single 64-bit word  
 $E^l$  is in range  $1 < E^l < 2046$   
 53 bit mantissa provides a precision equivalent to 16 decimal digits

In IEEE notation exponent is in excess -127 (excess -1023) notation

Actual exponents represented as

$$-126 \leq E \leq 127 \text{ and } -1022 \leq E \leq 1023$$


not

$$-127 \leq E \leq 128 \text{ and } -1023 \leq E \leq 1024$$

This is because the IEEE uses exponents -127 and 128 i.e. actual values 0 and 255 represent special conditions

- exact 0

- infinity ( $\infty$ )




Sign of 8 bit

0 signifies + signed exponent in mantissa fraction

1 signifies - excess -127

representation

$$\text{Value is represented} = \pm 1.M \times 2^{E'-127}$$



excess - 1023

exponent

52 bit mantissa fraction

$$\text{Value represented} = \pm 1.M \times 2^{E'-1023}$$

- 13) With a neat diagram explain floating point addition / subtraction.

Step 1:

- Compare components to determine how far to shift the

- mantissa of the no. with smaller exponent
- The shift-count value,  $n$ , is determined by 8 bit subtractor circuit.

Magnitude of difference  $E'A - E'B$ , or  $n$ , is sent to SHIFTER unit

- In step 1, the sign is sent to the swap network

- If  $\text{sign} = 0$   $E'A > E'B$  and mantissas  $MA$  &  $MB$  are sent straight through SWAP network

- If  $\text{sign} = 1$  then  $E'A < E'B$  and mantissas are swapped.

before they are sent to SHIFTER

Step 2:

2:1 MUX is used. The exponent of result  $E$  is tentatively determined as  $EA$  if  $EA > EB$  or  $EB$  if  $EA < EB$

Step 3:

Involves the mantissa adder/subtractor and CONTROL logic to determine whether the mantissas are to be added or subtracted. This is decided by signs of operands and operation


- CONTROL logic also determines sign of result, SR

For example, if A and B are both +ve and operation is  $A - B$  then the mantissas are subtracted. The sign of the result, SR.

For instance if  $E'A \rightarrow E'B$  the  $MA - (\text{shifted } MB)$  is +ve and result is +ve. But  $E'A > E'B$  then  $MB - (\text{shifted } MA)$  is +ve and result is -ve.

Step 4:

Normalizing the result in step 3, mantissa  $M$ . The no. of leading zeros in  $M$  determines the no. of bit shifts,  $x$ , to be applied to  $M$ . Normalized value is truncated to generate the 24 bit mantissa  $MR$ , of the result. The value  $x$  is also subtracted from the tentative result exponent  $E$  to generate true result exponent,  $ER$ .



## Problems:

- i) Perform multiplication of -13 and +9 using Booth's algorithm

$$\begin{array}{r}
 -13 \\
 \times 09 \\
 \hline
 10011 \quad (-13) \text{ Multiplicand} \\
 01001 \quad (+9) \text{ Multiplier} \\
 +1 -10+1 -1 \\
 \hline
 010010
 \end{array}$$

$$-13 \rightarrow 01101 \rightarrow 10010 \quad \text{1's}$$

+1 2's

10011

10011 (-13) Multiplicand

01001 (+9) Multiplier

+1 -10+1 -1

010010

$$\begin{array}{r}
 1 \quad 10011 \\
 +1 -10+1 -1 \\
 \hline
 0000001101
 \end{array}
 \quad -1 \text{ 2's complement}$$

of multiplicand

$$\begin{array}{r}
 111110011 \\
 \hline
 000000000
 \end{array}
 \quad 01100$$

$$\begin{array}{r}
 0001101 \\
 \hline
 11001101
 \end{array}
 \quad +1$$

$$\begin{array}{r}
 11001101 \\
 \hline
 011100010110
 \end{array}
 \quad 01101$$

$$\begin{array}{r}
 011100010110 \\
 \hline
 -0001110100
 \end{array}
 \quad +1$$

$$\begin{array}{r}
 -0001110100 \\
 \hline
 0001110101
 \end{array}
 \quad 01101$$

$$\underbrace{64}_{\text{1}}, \underbrace{32}_{\text{1}}, \underbrace{16}_{\text{0}}, \underbrace{8}_{\text{1}}, \underbrace{4}_{\text{0}}, \underbrace{2}_{\text{1}}$$

$$\Rightarrow (-117)$$

2) Perform signed multiplication of nos (-12) and (-11) using Booth's Algorithm.

$$\begin{array}{r}
 (-12) \rightarrow 01100 \quad 1\text{'s complement} \rightarrow 10011 \\
 +1 \quad 2\text{'s complement} \\
 \hline
 10100
 \end{array}$$

$$\begin{array}{r}
 (-11) \rightarrow 01011 \quad 1\text{'s complement} \rightarrow 10100 \\
 +1 \quad 2\text{'s complement} \\
 \hline
 10101
 \end{array}$$

10100 (-12) Multiplicand

10101 (-11) Multiplier

$$\begin{array}{r}
 101010 \\
 \underline{-1 +1 -1 +1 -1} \\
 -1 \quad 2\text{'s complement} \\
 \text{of multiplicand}
 \end{array}$$

$$\begin{array}{r}
 10100 \\
 \underline{-1 +1 -1 +1 -1} \\
 +1 \\
 \hline
 0000001100
 \end{array}$$

$$\begin{array}{r}
 111110100 \\
 \hline
 00001100
 \end{array}$$

$$\begin{array}{r}
 1110100 \\
 \hline
 001100
 \end{array}$$

$$\begin{array}{r}
 001100 \\
 \hline
 101010
 \end{array}$$

$$\begin{array}{r}
 100010000100 \\
 \hline
 1000010000100
 \end{array}$$

Ignore

$$= (+132)$$

4) Perform restoring division given numbers 1000 / 11  
show all cycles

This problem is solved in question no. 10

5) Perform  $14 \times -8$  using Booth's algorithm.

$$14 \rightarrow 01110$$

$$\begin{array}{r} -8 \rightarrow 01000 \rightarrow 1's \text{ complement} \\ \quad \quad \quad 10111 \quad 2's \text{ complement} \\ +1 \\ \hline 111 \\ \hline 11000 \end{array}$$

$$01110 \quad (14)$$

$$11000 \quad (-8)$$

$$\begin{array}{r} 110000 \\ \underline{\underline{\underline{\underline{\underline{0}}}}} \\ 0-1000 \end{array}$$

$$\begin{array}{r} 01110 \\ 0-1000 \\ \hline 000000 \quad 0000 \\ -1 \quad \text{takes 2's complement} \\ \hline \end{array}$$

of multiplicand

$$000000 \quad 0000 \quad 01110$$

$$000000 \quad 0000 \quad 10001$$

$$111010 \quad +1 \quad 10010$$

$$000000 \quad 10010$$

$$\textcircled{1} \quad 110010000$$

$$-001101111$$

$$\underline{\underline{\underline{\underline{\underline{+1}}}}}$$

$$00110000$$

$$= (-112)$$

e) Applying Booth's algorithm to multiply signed nos  
+13 and -6

$$+13 \rightarrow 01101$$

$$\underline{(-6) \rightarrow 11010}$$

0 1 1 0 1

$$\underline{0} \quad -1 \quad +1 \quad -1 \quad 0$$

○ ○ ○ ○ ○ ○ ○ ○ ○

1 1 1 1 0 0 1 1

0 0 0 0 1 1 0 1

1 1 1 D D 1 1

0 0 0 0 0

1 1 1 0 1 0 0 1 0

-ve

0001001101

7 1

0001001110

(-78)

7) Multiply the following using Booth's algorithm of signed 2's complement nos.

$$\text{Multiplicand} = (010111)_2$$

$$\text{Multiplier} = \underline{(110110)_2}$$

0 1 0 1 1

0 - 1 + 1 0 - 1 0

~~0 0 0 0 0 0 0 0 0 0~~~~1 1 1 1 1 0 1 0 0 1~~~~0 0 0 0 0 0 0 0 0 0~~~~0 0 0 0 1 0 1 1 1~~~~1 1 1 0 1 0 0 1~~~~0 0 0 0 0 0 0 0 0 0~~~~1 1 1 1 0 0 0 1 1 0 1 0~~~~(1) 1 1 1 1 0 0 0 1 1 0 1 0~~~~-ve 0 0 0 0 1 1 1 0 0 1 0 1~~~~+ 1~~~~0 0 0 0 1 1 1 0 0 1 1 0~~1's complement of  
multiplicand

1 0 1 0 0 0

+ 1

1 0 1 0 0 1

8) Perform division operation on the following unsigned no. using restoring method

Dividend =  $(101010)_2$ , and Divisor =  $(00100)_2$