# **Semi Custom Design**

# **Non Restoring Division Algorithm**

Project report submitted for

V<sup>th</sup> Semester Course Project

in

**Department of Electronics and Communication Engineering** 

By,

Bhavesh Balendra (211010221)

**Soumya Rayast (211010248)** 

Guided By: Dr. Rohit Chaurasiya



Department of Electronics and Communication Engineering

Dr. Shyama Prasad Mukherjee

International Institute of Information Technology, Naya Raipur (A Joint Initiative of Govt. of Chhattisgarh and NTPC)

Email: iiitnr@iiitnr.ac.in, Tel: (0771) 2474040, Web: www.iiitnr.ac.in

## **Non Restoring Division Algorithm**

### Introduction

The **Non-restoring division algorithm** is a binary division method employed in computer arithmetic. Unlike the restoring division algorithm, it takes a non-restoring approach by avoiding the restoration of the partial remainder to its original value after each subtraction. The primary objective is to efficiently divide a binary number (the dividend) by another (the divisor), yielding both the quotient and remainder. The algorithm initializes the partial remainder to the dividend and the quotient to zero. Through an iterative process, it performs a series of subtract and adjust operations based on the divisor, updating the quotient bit by bit. The final quotient represents the division result, and the remaining partial remainder serves as the remainder. Non-restoring division finds application in hardware implementations, providing a balance between simplicity and speed. While it simplifies hardware design compared to restoring division, it may necessitate additional steps for correction when the partial remainder is negative. Overall, this algorithm's efficiency and suitability for parallel processing make it a valuable tool in binary division within computational systems.

The non-restoring division algorithm offers several advantages, making it a preferred choice in certain applications:

#### **Simplified Hardware Implementation:**

Non-restoring division simplifies hardware design compared to restoring division. The avoidance of the restoration step reduces the complexity of the hardware circuitry required for the division process, making it more efficient in terms of resources.

#### **Parallel Processing Potential:**

The algorithm's structure lends itself well to parallel processing and pipelining. This means that multiple steps of the division process can be carried out simultaneously, enhancing the overall speed and efficiency of the computation.

### **Efficiency in Digital Systems:**

In digital systems and hardware implementations, efficiency is a critical factor. Non-restoring division strikes a balance between simplicity and performance, making it particularly suitable for use in digital circuits and processors where speed and resource optimization are essential.

#### **Reduced Latency:**

Due to its non-restoring nature, the algorithm tends to have lower latency in comparison to some other division methods. This characteristic makes it advantageous in applications where minimizing processing time is crucial.


#### **Parallelization of Correction Steps:**

While non-restoring division may require additional correction steps when the partial remainder becomes negative, these steps can also be parallelized. This parallelization helps mitigate the impact on overall processing time, maintaining the algorithm's efficiency.

#### **Balance Between Complexity and Performance:**

The algorithm strikes a balance between the simplicity of hardware implementation and computational performance. This balance is especially advantageous in scenarios where hardware resources are limited, and a streamlined design is desired.

## Flowchart



### Code

## div\_nonrestoring.v

```
`timescale 10ps / 1ps
module div nonrestoring (a, b, start, clk, clrn, q, r, busy, ready, count);
 input [31:0] a; // dividend
 input [15:0] b;
 input start; // start
 input clk, clrn; // clk,reset
 output [31:0] q; // quotient
 output [15:0] r; // remainder
 output reg busy; // busy
 output reg ready; // ready
 output [4:0] count; // count
 reg [31:0] reg_q;
 reg [15:0] reg r;
 reg [15:0] reg b;
 reg [4:0] count;
 wire [16:0] sub_add = reg_r[15] ? (reg_r + \{1'b0, \neg reg_b\}) : (reg_r - \{1'b0, reg_b\}); //
Corrected subtraction and addition
 assign q = reg q;
 assign r = reg_r[15]? (reg_r + reg_b): reg_r; // adjust r
 always @(posedge clk or negedge clrn) begin
  if (!clrn) begin
   busy \leq 0;
   ready \leq 0;
  end else begin
```

```
if (start) begin
     reg_q <= a; // load a
    reg b \le b; // load b
     reg r \le 0;
     busy <= 1;
     ready \leq 0;
     count \le 0;
   end else if (busy) begin
    reg q \leq {reg q[30:0], \simsub add[16]}; // \leq 1, Corrected concatenation
     reg r \le sub add[15:0];
     count <= count + 5'b1; // count++
     if (count == 5'h1f) begin // finish
      busy \leq 0;
      ready <= 1; // q,r ready
     end
   end
  end
 end
endmodule
Testbench: div_nonrestoring.tb
```

```
`timescale 10ps / 1ps
module div nonrestoring tb;
 reg [31:0] a;
 reg [15:0] b;
 reg start;
 reg clk, clrn;
 wire [31:0] q;
```

```
wire [15:0] r;
 wire busy, ready;
 wire [4:0] count;
div_nonrestoring dut(a, b, start, clk, clrn, q, r, busy, ready, count);
initial begin
a = 0;
forever \#20 a = 0;
end
initial begin
b = 0;
forever #15 b = \simb;
end
initial begin
clk = 0;
forever #30 \text{ clk} = \sim \text{clk};
end
initial begin
clrn = 0;
#10 \text{ clrn} = 1;
end
initial begin
start = 0;
forever #40 start = \simstart;
end
endmodule
```

### **Semi Custom**

In VLSI (Very Large Scale Integration) fabrication, "semi custom" refers to an approach that lies between full custom design and fully standardized, off-the-shelf solutions. Semi Custom design involves using predefined, partially customized components or blocks, typically through standard cell libraries or gate arrays. Designers have flexibility in configuring and connecting these blocks, allowing for a balance between customization and design efficiency. This approach strikes a middle ground, offering some level of customization while benefiting from the standardization of certain components, leading to a more cost-effective and time-efficient VLSI design process.

### **UMC 40nm Library**

UMC's 40nm library is a collection of semiconductor design components tailored for the 40nm process node in VLSI fabrication. This library includes standard cells, I/O cells, and other essential elements that enable chip designers to create integrated circuits efficiently. UMC, a semiconductor foundry, provides these resources to support the development of advanced and cost-effective electronic devices using their 40nm process technology. For the latest and most accurate details, it is recommended to refer to UMC's official documentation or contact UMC directly.

### **Cadence**

Cadence Design Systems is a leading provider of electronic design automation (EDA) software, offering a suite of tools to facilitate the design and verification of integrated circuits. Here's a brief introduction to the Cadence tools that we used in our semi custom design: NClaunch, Innovus, and Genus.

#### **NClaunch:**

**Role:** NClaunch is a command-line tool within the Cadence environment, serving as a frontend for managing the execution of various Cadence tools.

**Functionality:** It provides a convenient interface for launching and managing simulations, analyses, and other design tasks. Designers can use it to streamline and automate the execution of different EDA processes in a Cadence environment.

#### **Innovus:**

**Role:** Innovus is Cadence's place and route solution, a critical step in the physical design of integrated circuits.

**Functionality:** Innovus optimizes the placement and routing of standard cells, ensuring efficient use of chip area while meeting performance, power, and timing constraints. It incorporates advanced algorithms to enhance the overall quality of the design and is particularly valuable in achieving high-performance and low-power IC implementations.

#### **Genus:**

**Role:** Genus is Cadence's logic synthesis tool, a key component in the early stages of the digital design process.

**Functionality:** Genus transforms a high-level RTL (Register-Transfer Level) description of a design into an optimized netlist, mapping the functionality into a gate-level representation. It focuses on improving design quality, reducing power consumption, and optimizing for performance. Genus plays a crucial role in creating a solid foundation for subsequent steps in the IC design flow.

### **RTL** Design

RTL, or Register-Transfer Level, is a pivotal abstraction in digital design. It acts as a bridge between high-level circuit behavior and low-level gate-level implementation. At this level, designers describe the circuit using registers, data transfers, and control logic. It captures the essential flow of data and control, detailing how information moves through the system. This abstraction is crucial for synchronous digital design, aligning operations with a clock signal. RTL serves as a foundation for synthesis, translating designs into gate-level netlists, and for rigorous

verification through simulation. In essence, RTL simplifies the complexity of digital functionality, enabling an organized and modular approach in the circuit design process.

### **GDS** File

A GDS (Graphic Database System) file, commonly known as GDSII, is a binary file format crucial in the semiconductor industry for representing the geometric layout of integrated circuits. It encapsulates information about different layers, shapes, and their spatial relationships, organizing data into records that define elements like polygons, paths, and text labels. GDS files serve as a standard means for exchanging design information between Electronic Design Automation (EDA) tools, enabling interoperability in the IC design flow. They play a vital role in semiconductor fabrication, aiding in the generation of photomasks used during manufacturing. Widely supported by various EDA tools, GDS files simplify the visualization and manipulation of layout data throughout the design process, contributing to the efficiency and standardization of integrated circuit design.

#### RTL to GDS

Using Cadence tools for the RTL-to-GDS design flow, the steps and tools involved can vary depending on the specific tools within the Cadence suite and the semiconductor process technology. Below is a generalized overview of the process using popular Cadence tools:

#### 1. RTL Design:

a. Using a hardware description language (HDL) such as Verilog or VHDL to describe the digital circuit at the register-transfer level.

#### 2. Functional Verification:

a. Simulate the RTL code using tools like Cadence Incisive or Nclaunch for functional verification.

#### 3. Synthesis:

a. Use Cadence Genus for logic synthesis to convert RTL to a gate-level netlist.

#### 4. Netlist Optimization:

a. Optimize the synthesized netlist using Genus or other optimization tools.

#### 5. Static Timing Analysis (STA):

a. Perform STA using tools like Cadence Tempus to ensure timing requirements are met.

#### 6. Floorplanning:

a. Use the Cadence Innovus tool for floorplanning, defining the placement of blocks and regions on the chip.

#### 7. Placement:

a. Place standard cells and other components on the chip using Innovus.

#### 8. Clock Tree Synthesis (CTS):

a. Perform CTS using Innovus to implement an optimized clock distribution network.

#### 9. Routing:

a. Utilize the Innovus tool for detailed routing to connect the placed components.

#### 10. Design Rule Check (DRC):

a. Perform DRC using Cadence PVS (Physical Verification System) to ensure the layout adheres to manufacturing rules.

#### 11. Layout vs. Schematic (LVS) Check:

a. Perform LVS checks using Cadence Assura to verify that the layout matches the schematic.

#### 12. Extraction:

a. Use Cadence Quantus QRC for parasitic extraction to include information about resistances and capacitances.

#### 13. Physical Verification:

a. Perform physical verification checks using Cadence tools, including checks for reliability and manufacturability.

#### 14. GDS Generation:


a. Generate the GDSII file using the Cadence Virtuoso layout editor.

### 15. Tape-Out:

a. Prepare the GDSII file for submission to the semiconductor foundry for manufacturing.

## **Semi Custom process:**


### File




#### **Nclaunch**

After uploading the netlist files


div nonrestoring.v Div nonrestoring tb.v







### Genus

### **Genus Files**










### **Nclaunch Verification**

### **Design Browser**




#### Waveform







#### Innovus




### Floor Plan



### **Power Planning**



### **Routing (VDD & GND)**




### power plan.emc Folder will created



### For Physical Cell

Added end cap and well tap

Choose FILLER D2L HHM and FILLER D2L HHM ,40



### **Memory Store in Terminal**

```
Nov 28 11:27 •
      Activities ☑ Terminal ▼
                                                                                                    vlsi@PC16:/home/vlsi/Documents/Soumya/UMC_40nm_Library_Files/innovus
                    ME1
ME2
ME3
ME4
ME5
ME6
ME7
                               (1H)
(2V)
(3H)
(4V)
(5H)
(6V)
(7H)
                                                                          1388
                                                                               69
11
                                                               3492 2346
                   Total half perimeter of net bounding box: 2750um
Total length: 3492um, number of vias: 2346
  [NR-eGR] Total eGR-routed clock nets wire length: 223um, number of vias: 209
[NR-eGR]
[NR-eGR]
[NR-eGR]
[NR-eGR]
[NR-eGR]

Tdgp not successfully inited but do clear! skip clearing

End of congRepair (cpu=0:00:00:00.1, real=0:00:00:00.0)

*** Finishing placeDesign default flow ***

**ERROR: (IMPSP-9099): Scan chains exist in this design but are not defined for 28.17% flops. Placement and timing QoR can be severely impacted in the is case!

It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.

***** Total cpu 0:0:6
 ***** Total cpu 0:0:6
***** Total real time 0:0:7
**placeDesign ... cpu = 0: 0: 6, real = 0: 0: 7, mem = 2030.2M **
Tdgp not successfully inited but do clear! skip clearing
 *** Summary of all messages that are not suppressed in this session:

Severity ID Count Summary

WARNING IMPDC-1629 2 The default delay limit was set to


WARNING IMPSP-9025 1 No scan chain specified/traced.

WARNING IMPSP-9042 1 Scan chains were not defined, -pla

ERROR IMPSP-9099 2 Scan chains exist in this design b
                                                                  nt Summary


2 The default delay limit was set to %d. T...

1 No scan chain specified/traced.
                                                                       Scan chains were not defined, -place_glo...
Scan chains exist in this design but are...
        Message Summary: 4 warning(s), 2 error(s)
   ** placeDesign #1 [finish] : cpu/real = 0:00:05.6/0:00:06.7 (0.8), totSession cpu/real = 0:04:05.9/0:20:57.1 (0.2), mem = 2030.2M
```






### **Clock Tree**





### **Clock Tree Timing Report Terminal**



### **Timing Design Hold**









#### **Route Statistics**

### Without Layer






### **Report Timing**


### Total CPU Time, Total Real Time, Total Memory Usage



## **Final Custom Design**




### **Zoomed Custom Design**




### **GDS** File

Created at Innovus file after the semi custom design of Non Restoring Division Algorithm

 $\textbf{File Name:} bhavesh\_soumya.gds$ 



### **Power Report**



### **Time Report**

