

# TABLE OF CONTENTS

## Unit IV

### Chapter - 5 Basics of Serial Communication Protocols

(5 - 1) to (5 - 32)

5.1	Introduction .....	5 - 1
5.2	Basics of Serial Communication .....	5 - 1
5.3	Study of RS 232 .....	5 - 1
5.4	Study of I <sup>2</sup> C .....	5 - 5
5.5	Study of SPI .....	5 - 7
5.6	UART/USART .....	5 - 12
5.7	USART Asynchronous Mode.....	5 - 14
5.8	Serial Communication Programming using Embedded C.....	5 - 21

## Unit III

### Chapter - 6 PIC Interrupts (6 - 1) to (6 - 32)

6.1	Interrupt Vs Polling.....	6 - 1
6.3	IVT (Interrupt Vector Table) .....	6 - 3
6.3	Steps in Executing Interrupt .....	6 - 3
6.4	Sources of Interrupts.....	6 - 4
6.5	Enabling and Disabling Interrupts .....	6 - 5
6.6	Interrupt Registers .....	6 - 6

## Unit IV

### Chapter - 7 Interfacing of LED, LCD, Keyboard, Relay and Buffer

(7 - 1) to (7 - 20)

6.7	Priority of Interrupts .....	6 - 21
6.8	Programming of Timer using Interrupts.....	6 - 22
6.9	Programming of External Hardware Interrupts .....	6 - 27
6.10	programming of Serial Communication Interrupt.....	6 - 29
7.1	Interfacing of LED .....	7 - 1
7.2	Interfacing of LCD .....	7 - 4
7.3	Interfacing Key Board (4 × 4 Matrix) .....	7 - 12
7.4	Interfacing Relay.....	7 - 15
7.5	Interfacing Buzzer.....	7 - 17

## Chapter - 8 CCP Modules

(8 - 1) to (8 - 20)

8.1	CCP Modules .....	8 - 1
8.2	CCP Registers.....	8 - 1
8.3	Capture Mode .....	8 - 3
8.4	Compare Mode .....	8 - 6
8.5	PWM Mode .....	8 - 9
8.6	DC Motor Speed Control with CCP .....	8 - 14
8.7	Stepper Motor Interfacing with PIC .....	8 - 17

## Unit V

### Chapter - 9 PIC Interfacing - III

(9 - 1) to (9 - 44)

- 9.1 Interfacing of ADC 0808 with PIC ..... 9 - 1  
9.2 Analog to Digital Converter (A/D) Module ..... 9 - 2  
9.3 Temperature Sensor Interfacing using ADC ..... 9 - 2  
9.4 Interfacing of EEPROM using SPI with PIC ..... 9 - 13

## Unit VI

### Chapter - 10 Current Trends in Processor Architecture

(10 - 1) to (10 - 27)

- 10.1 RISC Design Philosophy ..... 10 - 1  
10.2 ARM Design Philosophy ..... 10 - 6  
10.3 Introduction to ARM Processor ..... 10 - 7  
10.4 ARM Processor Families - ARM 7, ARM 9 and ARM 11 ..... 10 - 10  
10.5 Features and Advantages of ARM Processor ..... 10 - 14  
10.6 Suitability of ARM Processor in Embedded Applications ..... 10 - 15  
10.7 ARM7 Dataflow Model ..... 10 - 16  
10.8 Programmers Model ..... 10 - 19  
10.9 CPSR and SPSR Registers ..... 10 - 22  
10.10 Modes of Operation ..... 10 - 25  
10.11 Difference between PIC and ARM ..... 10 - 26

# 5

## Basics of Serial Communication Protocols

Unit IV

Q.1 Give comparison between serial and parallel data transfer.

Ans. :

Sr. No.	Parallel data transfer	Serial data transfer
1.	Group of bits (usually 8-bits) of data is transferred at a time.	Only one bit of data is transferred at a time.
2.	Data transfer rate is high.	Data transfer rate is low.
3.	Preferred for short distance.	Preferred for long distance.
4.	Cabling cost is more.	Cabling cost is less.
5.	Less reliable.	More reliable.
6.	Examples : GPIB, PCL, ISA etc.	Examples : RS 232C, USB, HDLC etc.

Table Q.1.1 Comparison between parallel and serial data transfer

### 5.2 : Basics of Serial Communication

Q.2 Give the classification of serial data transmission.

OR Explain full-duplex, half-duplex, and simplex serial data transfer.

Ans. : Serial data transmission can be classified on the basis of how transmission occurs.

1. Simplex
2. Half duplex
3. Full duplex

### Solved SPPU Question Papers

(S - 1) to (S - 8)

**Simplex**

- In simplex, the hardware exists such that data transfer takes place only in one direction. There is no possibility of data transfer in the other direction. A typical example is transmission from a computer to the printer.

**Half Duplex**

- The half duplex transmission allows the data transfer in both directions, but not simultaneously. A typical example is a walkie-talkie.

**Full Duplex**

- The full duplex transmission allows the data transfer in both direction simultaneously. The typical example is transmission through telephone lines.


**Q.3 State the types of serial data communication.**

Ans.: Serial data communication uses two types of communications

- Asynchronous serial data communication
- Synchronous serial data communication

**Q.4 Write a note on asynchronous serial data communication.**

Ans.: Fig. Q.4.1 shows the transmission format for asynchronous transmission. Asynchronous formats are character oriented. In this, the bits of a character or data word are sent at a constant rate, but characters can come at any rate (asynchronously) as long as they do not overlap. When no characters are being sent, a line stays high at logic 1 called mark, logic 0 is called space.


**Fig. Q.4.1 Transmission format for asynchronous transmission****Q.4.2 Asynchronous format with data byte CAH**

- The data rate can be expressed as bits/sec or characters/sec. The term bits/sec is also called the baud rate. The asynchronous format is generally used in low-speed transmission (less than 20 kbits/sec).


**Q.5 Write a note on synchronous serial data communication.**

Ans.: The start and stop bits in each frame of asynchronous format represents wasted overhead bytes that reduce the overall character rate. These start and stop bits can be eliminated by synchronizing receiver and transmitter.

They can be synchronized by having a common clock signal. Such a communication is called synchronous serial communication. The Fig. Q.5.1 shows the transmission format of synchronous serial communication. In this transmission synchronous bits are inserted instead of start and stop bits.



- The start and stop bits carry no information, but are required because of the asynchronous nature of data. Fig. Q.4.2 illustrates how the data byte CAH would look when transmitted in the asynchronous serial format.
- The beginning of a character is indicated by a start bit which is always low. This is used to synchronize the transmitter and receiver. After the start bit, the data bits are sent with least significant bit first, followed by one or more stop bits (active high). The stop bits indicate the end of character. Different systems use 1, 1 1/2 or 2 stop bits. The combination of start bit, character and stop bits is known as frame.



**Fig. Q.5.1 Synchronous transmission format**

**Q.6 Give comparison between asynchronous and synchronous serial communication.**

[SPPU : June-22, Dec-22, Marks 5]

**Ans. :**

Sr. No.	Asynchronous serial communication	Synchronous serial communication
1.	Transmitters and receivers are not synchronized by clock.	Transmitters and receivers are synchronized by clock.
2.	Bits of data are transmitted at constant rate.	Data bits are transmitted with synchronization of clock.
3.	Character may arrive at any rate at receiver.	Character is received at constant rate.
4.	Data transfer is character oriented.	Data transfer takes place in blocks.
5.	Start and stop bits are required to establish communication of each character.	Start and stop bits are not required to establish communication of each character; however, synchronization bits are required to transfer the data block.
6.	Used in low-speed transmissions at about speed less than 20 kbit/sec.	Used in high-speed transmissions.

**Table Q.6.1 Comparison between asynchronous and synchronous serial data transfer**

**Q.7 What is a baud rate ?**


**Ans. :** Baud rate is data transmission speed. The rate at which the bits are transmitted (bits/second) is called baud or transfer rate. The baud rate is the reciprocal of the time to send 1-bit. The common baud rates are multiples of 75 bits per second (bit/s) are typically : 75, 150, 300, 600, 1200, 2400, 4800, 9600, 19200, 38400 bit/s.

**Q.8 Write a note on RS232 C.**

[SPPU : June-22, Marks 6]

**Ans. :** • RS232 is widely accepted for single ended data transmission over short distances with low data rates.

- This standard describes the functions of 25 signal and handshake pins for serial data transfer. It also describes the voltage levels, impedance levels, rise and fall times, maximum bit rate, and maximum capacitance for these signal lines. RS 232C specifies 25 signal pins and it specifies that the DTE connector should be male, and the DCE connector should be a female. The most commonly used connector should be a female. The most commonly used connector, DB-25P is shown in the Fig. Q.8.1.



**5.3 : Study of RS 232**

**Q.9 Explain the function of RS232C pins of DB-9 connector.**

Ans. :




Fig. Q.9.1 DB-9P connector

The Table Q.9.1 describes the pins for DB-9P and Fig. Q.9.1 shows the DB-9P connector.

Pin no.	Pin	Description
1	$\overline{DCD}$	Data carrier detect
2	RxD	Received data
3	TxD	Transmitted data
4	DTR	Data terminal ready
5	GND	Signal ground
6	$\overline{DSR}$	Data set ready
7	RTS	Request to send
8	CTS	Clear to send
9	RI	Ring indicator

Table Q.9.1 Pin description for DB-9P connector

**Q.10 Draw and explain the connection between RS 232C and PIC18**

Ans. : • In RS 232C the voltage level + 3 V to + 15 V is defined as logic 0 from - 3 V to - 15 V is defined as logic 1. The control and timing signals are compatible with the TTL level. Because of the incompatibility of the data lines with the TTL logic, voltage translators, called line drivers and line receivers, are required to interface TTL logic with the RS 232C signals.

- Fig. Q10.1 shows the connection between RS 232C and PIC18. Here, MAX 232 chip is used as a line driver and line receiver. We know that PIC18 assigns two pins Tx (RC6) and Rx (RC7) for transmission and reception of serial data, respectively.




Fig. Q.10.1 Connection between RS 232C and PIC18

- These pins are TTL compatible; therefore, they require line driver and line receiver to make them RS 232C compatible. The MAX 232 has two sets of line drivers and line receivers for transmitting and receiving data.

- Only one set is required for one serial communication.

**5.4 : Study of I<sup>2</sup>C**

**Q.11 What are the features of the I<sup>2</sup>C bus ?**

[SPPU : June-22, Marks 6]

Ans. : The important features of the I<sup>2</sup>C-bus are :


- Only two bus lines are required; a serial data line (SDA) and a serial clock (SCL).
- Each device connected to the bus is software addressable by a unique address and simple master / slave relationships exist at all times; masters can operate as master - transmitters or as master - receivers.
- It's a true multi - master bus including collision detection and arbitration to prevent data corruption if two or more masters simultaneously initiate data transfer.
- Serial, 8-bit oriented, bi-directional data transfers can be made at -
  - Up to 100 kbit/s in the Standard-mode,
  - Up to 400 kbit/s in the Fast-mode or

- Up to 3.4 Mbit/s in the High-speed mode
  - Up to 3.4 Mbit/s in the High-speed mode
  - On-chip filtering rejects spikes on the bus data line to preserve data integrity.

- The number of ICs that can be connected to the same bus is limited only by a maximum bus capacitance of 400 pF.

**Q.12 Give bus configuration of the I<sup>2</sup>C bus.**

**Ans.:** Let us see the example of I<sup>2</sup>C bus configuration using two microcontrollers. The I<sup>2</sup>C-bus is a multi-master bus. This means that more than one device capable of controlling the bus can be connected to it. The Fig. Q.12.1 shows the two microcontrollers connected to I<sup>2</sup>C-bus. Due to two microcontrollers, there exists master-slave and receiver-transmitter relationships on the I<sup>2</sup>C-bus. It should be noted that these relationships are not permanent, but only depend on the direction of data transfer at that time. The transfer of data would proceed as follows :



**Fig. Q.12.1 Two microcontrollers connected to I<sup>2</sup>C-bus**

- Case 1 :** Microcontroller A wants to send information to microcontroller B.
  - Microcontroller A (master), addresses microcontroller B (slave).
  - Microcontroller A (master-transmitter), sends data to microcontroller B (slave-receiver).
  - Microcontroller A terminates the transfer.
- Case 2 :** Microcontroller A wants to receive information from microcontroller B

- Microcontroller A (master) addresses microcontroller B (slave).
- Microcontroller A (master-receiver) receives data from microcontroller B (slave-transmitter).

**Microcontroller A terminates the transfer.**

- Even in this case, the master (microcontroller A) generates the timing and terminates the transfer.

- The possibility of connecting more than one microcontroller to the I<sup>2</sup>C-bus means that more than one master could try to initiate a data transfer at the same time. To avoid the chaos an arbitration procedure has been developed.

**Q.13 List I<sup>2</sup>C signals.**

**Ans.:**

Start - High-to-low transition of the SDA line while SCL line is high.

Stop - Low-to-high transition of the SDA line while SCL line is high.

Ack - Receiver pulls SDA low while transmitter allows it to float high.

Data - Transition takes place while SCL is low.

**Q.14 Explain how to initiate and terminate data transfer on I<sup>2</sup>C bus.**

**Ans.:**

- During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. Fig. Q.14.1 shows the START and STOP conditions. The master generates these conditions for starting and terminating data transfer. Due to the

Processor Architecture  
definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.




Fig. Q.14.1 Start and stop conditions

- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

- The bus stays busy if a repeated START ( $S_r$ ) is generated instead of a STOP condition. In this respect, the START ( $S$ ) and repeated START ( $S_r$ ) conditions are functionally identical. Thus, hereafter, the  $S$  symbol will be used as a generic term to represent both the START and repeated START conditions, unless  $S_r$  is particularly relevant.
- Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.

#### Q.15 Write a short note on data transfer on the I<sup>2</sup>C bus.

[SPPU : Dec.22, Marks 6]

Ans. : In the byte format, 8-bit data is put on the SDA line. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first as shown in Fig. Q.15.1. If a slave can't receive or transmit another complete byte of data until it has performed some other function, for




Fig. Q.15.1 Data transfer on the I<sup>2</sup>C bus

example servicing an internal interrupt, it can hold the clock line SCL LOW to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

- A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated.

#### Q.16 Write a note on addressing I<sup>2</sup>C devices.

Ans. : There are two address formats. The simplest is the 7-bit address format with a R/W bit. The more complex is the 10-bit address with a R/W bit. For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address. The 10-bit addressing allows the use of up to 1024 additional slave addresses. The 10-bit addressing does not affect the existing 7-bit addressing. Devices with 7-bit and 10-bit addresses can be connected to the same I<sup>2</sup>C-bus.

- Fig. Q.16.1 shows the 7-bit address format and Fig. Q.16.1(a) shows the 10-bit address format.




Fig. Q.16.1 7-bit address format



Fig. Q.16.1 (a) 10-bit address format

**Q.17 State advantages, disadvantages and applications of the I<sup>2</sup>C bus.**

Ans. :

#### Advantages of I<sup>2</sup>C

- Good for communication with on-board devices that are accessed occasionally.
- Easy to link multiple devices because of addressing scheme.
- Cost and complexity do not scale up with the number of devices.

#### Disadvantage of I<sup>2</sup>C

- The complexity of supporting software components can be higher than that of competing schemes (for example, SPI).

#### Applications of I<sup>2</sup>C

- Used as a control interface to signal processing devices that have separate data interfaces, e.g. RF tuners, video decoders and encoders, and audio processors.

### 5.5 : Study of SPI

**Q.18 State the features of the SPI bus.**

[SSPNU : June-22, Dec.-22, Marks 6]

Ans. : The features of SPI protocol are as follows :

- Defined by Motorola on the MC68HCxx line of microcontrollers.
- It is a synchronous serial data link operating at full duplex mode.

**Q.19 State the standard naming convention used in SPI.**

Ans. :

- The standard naming convention used for the SPI signals is as follows :

**Data signals :** MOSI : Master data output, slave data input  
MISO : Master data input, slave data output

**Control signals :** SS : Slave Select signal  
(our example uses two of those,  
SS\_ADC and SS\_MEM)

SCK : Serial Clock (always driven by the Master)

### Q.20 Explain clock polarity and clock phase in SPI.

Ans. : The SPI interface requires the master and slave devices to agree regarding the idle state of the clock signal as well as the way in which the data will be clocked during the SPI transfer.

**Clock Polarity :** The Clock Polarity (CPOL) Parameter indicates the level of the clock signal when it is idle.

**Clock Phase :** The Clock Phase (CPHA) parameter indicates when the data should be presented and when it should be sampled.

### Q.21 State the applications of the SPI bus.

Ans. : Applications of SPI bus are :

- Like I<sup>2</sup>C, used in EEPROM, Flash, and real time clocks.
- Better suited for "data streams", i.e. ADC converters.

**Processor Architecture**

Registers associated with transmission and reception modes of USART are :

- Full duplex capability, hence can be used in communication between a codec and digital signal processor.

**Q.22 Compare SPI and I<sup>2</sup>C.**

**Ans. :**

- For point-to-point, SPI is simple and efficient.
- Less overhead than I<sup>2</sup>C due to lack of addressing, plus SPI is full duplex.
- For multiple slaves, each slave needs separate slave select signal hence more effort and more hardware required than I<sup>2</sup>C.

**5.6 : UART/USART**

**Q.23 Explain USART module in PIC18. List the registers associated with transmission and reception modes of USART.** [SPPU : Dec-22, Marks 6]

**Ans. :**

- The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the three serial I/O modules incorporated into PIC18FXX8 devices.
- USART is also known as a Serial Communications Interface or SCI.
- It can be configured in the following modes:
  - Asynchronous (full-duplex)
  - Synchronous - Master (half-duplex)
  - Synchronous - Slave (half-duplex)
- In full-duplex asynchronous mode, it is used to communicate with peripheral devices, such as CRT terminals and personal computers.
- In a half-duplex synchronous system, it is used to communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

**Processor Architecture**

Registers associated with transmission and reception modes of USART are :

1. TXREG : USART Transmit Register
2. RCREG : Receive Register
3. TXSTA : Transmit Status and Control Register
4. RCSTA : Receive Status and Control Register
5. SPBRG : Serial Port Baud Rate Generator
6. PIR1 : Peripheral Interrupt Request Register.

**Q.24 Explain the use of TXREG, TSR and RCREG.**

**Ans. :** Transmit Register and TSR (Transmit Shift Register)

- It is an 8-bit Transmit Buffer register. The data to be transmitted through Tx (RC6) pin is loaded into TxREG register.

- TSR (Transmit Shift Register) is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register, the TXREG register is empty and flag bit TXIF (PIR1 register) is set.
- TXIF will reset only when new data is loaded into the TXREG register.
- The data from TSR along with start and stop bits are transmitted serially through Tx pin.

**RCREG : Receive Register**

- It is an 8-bit Receive Buffer register. The received through Rx (RCT) pin is loaded into RCREG register.

- On completely receiving the word, the RSR (Receive Shift Register) will transfer the data to the RCREG register.

**Q.25 Draw the format of TXSTA register and explain the significance of each bit.**

**Ans. :** Fig. Q.25.1 shows the Transmit Status and Control register (TXSTA)

- The TXSTA register is used to select the clock source, mode of transmission, baud rate, and to enable / disable transmission.

Processor Architecture							
CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TxD
bit 7	CSRC : Clock Source Select bit						bit 0

bit 7

**Asynchronous mode :**

- Don't care
- Synchronous mode :
- Master mode (clock generated internally from BRG)
- Slave mode (clock from external source)

**bit 7 CSRC : Clock Source Select bit**

**bit 7 Asynchronous mode :**

**Synchronous mode :**

- Master mode (clock generated internally from BRG)
- Slave mode (clock from external source)

**bit 7 Synchronous mode :**

- 1 = Master mode (clock generated internally from BRG)
- 0 = Slave mode (clock from external source)

**bit 6 TX9 : 9 bit Transmit Enable bit**

- 1 = Selects 9-bit transmission
- 0 = Selects 8-bit transmission

**bit 5 TXEN : Transmit Enable bit**

- 1 = Transmit enable
- 0 = Transmit disabled

**Note : SREN/CREN overrides TXEN in Sync mode,**

**bit 4 SYNC : USART Mode select**

- 1 = Synchronous mode
- 0 = Asynchronous mode

**bit 3 Unimplemented : Read as '0'**

**bit 2 BRGH : High Baud Rate Select bit**

- 1 = High speed
- 0 = Low Speed

**Asynchronous mode :**

- 1 = High speed
- 0 = Low Speed

**Synchronous mode :**

- 1 = Synchronous mode ;
- 0 = Unused in this mode.

**bit 1 TRMT : Transmit Shift Register Status bit**

- 1 = TSR empty
- 0 = TSR full

**bit 0 TxD : 8th bit of Transmit Data**

- Can be address / data bit or a parity bit.

**Q.26 Draw the format of RCSTA register and explain the significance of each bit.**

**Ans. : Fig. Q.26.1 shows the Receive Status and Control register (RCSTA)**

- The RCSTA register is used to enable the single or continuous receive mode and to enable / disable reception.

Processor Architecture								
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	Rx9D	bit 0
bit 7	SPEN : Serial Port Enable bit							

**bit 7 SPEN : Serial Port Enable bit**

- 1 = Serial port enabled (configures RX/DT and TX/CK pins as serial port pins)
- 0 = Serial port disabled

**bit 6 RX9 : 9-bit Receive Enable bit**

- 1 = Selects 9-bit reception
- 0 = Selects 8-bit reception

**bit 5 SREN : Single Receive Enable bit**

- 1 = Enables single receive
- 0 = Disables singles receive (this bit is cleared after reception is complete)

**bit 4 CREN : Continuous Receive Enable bit**

- 1 = Enables continuous receive
- 0 = Disables continuous receive

**bit 0 FERR : Frame Error bit**

- 1 = Frame error
- 0 = No frame error

**bit 0 OERR : Overrun Error bit**

- 1 = Overrun error
- 0 = No overrun error

**bit 0 Rx9D : Rx9 Data bit**

- 1 = Rx9 data
- 0 = No Rx9 data

**bit 0 bit 0**

**Fig. Q.25.1 Transmit Status and Control register (TXSTA)**

**Processor Architecture****Processor Architecture****5-19 Basics of Serial Communication Protocols**

**Synchronous mode :**

- 1 = Enables continuous receive until CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

- ADDEN : Address detect Enable bit

**bit 3**  
Asynchronous mode 9-bit (RX9 = 1) :

- 1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received and ninth bit can be used parity bit

- FERR : Framing Error bit

**bit 2**  
1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

- 0 = No framing error

**bit 1**  
OERR : Overrun Error bit

- 1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

**bit 0**  
RXGD : 9th bit of Received Data

- Can be addressed/data bit or parity bit

**Fig. Q.26.1 Receive Status and Control register (RCSTA)**

**Q.27 Explain the use of SPBRG register.**

**Ans.:** The SPBRG register is a bit register used to hold the value which decides the baud rate, i.e., it is used to program the baud rate in both the Asynchronous and Synchronous modes of the USART.

**Q.28 Explain the procedure to calculate the value to be loaded in the SPBRG register for a specific baud rate.**

**Ans.:** Given the desired baud rate and FOSC, the nearest integer value for the SPBRG register can be calculated using the formula shown in Table Q.28.1. It shows the formula for the computation of the baud rate for different USART modes.

SYNC	BRGH = 0 (Low speed)	BRGH = 1 (High speed)
0	(Asynchronous) Baud Rate = $F_{osc}/(64(X+1))$	Baud Rate = $F_{osc}/(16(X+1))$
1	(Synchronous) Baud Rate = $F_{osc}/(4(X+1))$	NA

Note : X = value in SPBRG (0 to 255)

**Table Q.28.1 : Baud rate formula**

- As shown in Table Q.28.1, bit BRGH (TXSTA register) also controls the baud rate in asynchronous mode. In Synchronous mode, bit BRGH is ignored.

- For example, when SYNC = 0 and BRGH = 0,

$$X = \frac{\text{Desired Baud Rate} \times 64}{F_{osc}} - 1$$

**Q.29 Find the value to be loaded in SPBRG register to have the following baud rates. Assume asynchronous mode with Fosc = 10 MHz and low baud rate.**

- a. 9600      b. 4800

**Ans.:** For high speed asynchronous mode, BRGH = 0 and SYNC = 0. Therefore, baud rate is given by

$$\text{Desired Baud Rate} = \frac{F_{osc}}{64(X+1)}$$

$$X = \frac{F_{osc}}{\text{Desired Baud Rate} \times 64} - 1$$

- a) For baud rate = 9600

$$X = \frac{100 \times 10^6}{9600 \times 64} - 1 = 15.28 \approx 15 \text{ in decimal} = 0 \text{ FH}$$

- b) For baud rate = 4800

$$X = \frac{100 \times 10^6}{4800 \times 64} - 1 = 31.55 \approx 32 \text{ in decimal} = 20 \text{ H}$$

**Note :** Since we have to choose integer value to be loaded in SPBRG register, there may be an error in the baud rate value.

- Bits 4 and 5 of PIR1 register are used by the USART. They are :
- RCIF : USART Receive Interrupt Flag bit
- TXIF : USART Transmit Interrupt Flag bit

PSP1F	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

- bit 5    RCIF : USART Receive interrupt Flag bit  
1 = The USART receive buffer, RCREG, is full  
(cleared when RCREG, is read)

0 = The USART receive buffer is empty

- bit 4    TXIF : USART Receive interrupt Flag bit  
1 = The USART transmit buffer, TXREG is empty  
(cleared when TXREG is written)

**Fig. Q.31.1 Bits of Peripheral Interrupt Request (PIR1) register used for USART**

### 5.7 : USART Asynchronous Mode

#### Q.32 Write a note on USART asynchronous mode.

Ans. :

- In this mode, the USART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits, and one Stop bit). The most common data format is 8 bits.

- An on-chip dedicated 8-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.
- The USART transmits and receives the LSB first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate.
- The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate, depending on the BRGH bit (TXSTA register).

- It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC equation can reduce the baud rate error in some cases.

- Q.30 Find the value to be written into the SPBRG register to generate 9600 baud assuming the frequency of the crystal oscillator is 1/(16(X+1)) MHz. Also show that high baud rate reduces the baud rate error.
- Ans. : The value (for BRGH = 1) to be written into the SPBRG register is
- $$X = \frac{20 \times 10^6}{9600 \times 16} - 1 = 130.2 - 1 = 129.2 \approx 129$$

The actual baud rate is

$$\text{Baud Rate} = \frac{20 \times 10^6}{16(129+1)} = 9615.38$$

$$\text{Error} = \frac{\text{Calculated Baud Rate} - \text{Desired Baud Rate}}{\text{Desired Baud Rate}} \times 100$$

$$= \frac{9615.38 - 9600}{9600} \times 100 = 0.16\%$$

The same baud rate can also be achieved by using low speed (BRGH = 0) approach in which

$$X = \frac{20 \times 10^6}{9600 \times 64} - 1 = 32.5 = 31.55 \approx 32$$

The actual baud rate is

$$\text{Baud Rate} = \frac{20 \times 10^6}{64(32+1)} = 9469.59$$


$$\text{Error} = \frac{9469.59 - 9600}{9600} \times 100 = 1.36\%$$

The results show that high baud rate reduces the baud rate error.

- Q.31 Explain the interrupt flags bits used in transmission and reception modes of USART.

- Ans. : The Peripheral Interrupt Request (PIR) registers contain the individual flag bits for the peripheral interrupts.






**Fig. Q.35.1 Timing diagram for 8/9 bit asynchronous transmission**

**Q.36 Draw and explain the block diagram of USART receiver of PIC 18.**

**Ans. :** Fig. Q.36.1 shows the block diagram of USART receiver.



**Fig. Q.36.1 Block diagram of USART receiver**

- The data is received on the RC7/RXD/T pin and drives the data recovery block. The data recovery block is actually a high-speed shifter, operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at FOSC. This mode would typically be used in RS-232 systems.

- Once the Asynchronous mode is selected, reception is enabled by setting bit CREN.
- The heart of the receiver is the Receive Serial Shift Register (RSR). After sampling the Stop bit, the received data frame in the RSR is transferred to the RCREG register (if it is empty).
  - If the transfer is complete, the flag bit, RCIF, is set. The actual interrupt can be enabled/disabled by setting/clearing the enable bit, RCIE. Flag bit RCIE is a read-only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty.

- The RCREG is a double-buffered register, which means it's a two-level deep FIFO. With the help of it, we can receive two bytes and load them in FIFO.
- OERR bit is set if the third byte is received and RCREG is full.
- FERR bit is set if a low-level stop bit is detected.
- SPEN bit is set to enable the serial port.

- In 9-bit transmission, the ninth bit is stored in Rx9D.

**Q.37 List the steps for setting up an asynchronous reception in PIC 18.**

**Ans. :**


- Initialize the SPBRG register and BRGH bit for the appropriate baud rate.
- Make SYNC bit = 0 and SPEN bit = 1 to enable the asynchronous serial port.
- If interrupts are desired, set enable bit RCIE.
- If 9-bit reception is desired, set bit RX9.
- Enable the reception by setting bit CREN.
- Flag bit RCIE will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.

7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
8. Read the 8-bit received data by reading the RCREG register.
9. If any error occurred, clear the error by clearing enable bit CREN.

**Q.38 Draw the timing diagram for 8/9 bit asynchronous reception in PIC 18.**

**Ans. :**

- Fig. Q.38.1 shows the timing diagram for 8/9 bit asynchronous reception.



**Fig. Q.38.1 Timing diagram for 8/9 bit asynchronous reception**

- Note : This timing diagram shows three words appearing on the RX input. The RCREG (receive buffer) is read after the third word, causing the OERR (overrun) bit to be set.

**Q.39 List the steps for setting up an asynchronous reception with address detect enable in PIC18.**

**Ans. : Steps to follow for setting up an Asynchronous Reception with Address Detect Enable**

1. Initialize the SPBRG register and BRGH bit for the appropriate baud rate.
2. Make SYNC bit = 0 and SPEN bit = 1 to enable the asynchronous serial port

3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
4. Set the RX9 bit to enable 9-bit reception.
5. Set the ADDEN bit to enable address detect.
6. Enable reception by setting the CREN bit.
7. The RCIF bit will be set when reception is complete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
9. Read RCREG to determine if the device is being addressed.
10. If any error occurred, clear the CREN bit.
11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

### 5.8 : Serial Communication Programming using Embedded C

**Q.40 List the steps for programming PIC 18 to transfer data serially.**

**Ans. : Steps for Programming PIC18 to Transfer Data Serially**

1. Load the value in TXSTA register for the desired configuration as shown below

Value	Configuration
20H	Asynchronous mode with 8-bit data frame, low baud rate and transmit enable.
60H	Asynchronous mode with 9-bit data frame, low baud rate and transmit enable.
24H	Asynchronous mode with 8-bit data frame, high baud rate and transmit enable.
64H	Asynchronous mode with 9-bit data frame, high baud rate and transmit enable.

Processor Architecture

Ans. : Steps for Programming PIC18 to Receive Data Serially.

- Load the value in RCSTA register for the desired configuration as shown below
- | Value | Configuration   |
|-------|---|
| 90H   | Asynchronous mode with 8-bit data frame and receive enable. |
| D0H   | Asynchronous mode with 8-bit data frame and receive enable. |
- Initialize the SPBRG register and BRGH bit for the appropriate baud rate.
  - Make the RX Pin of PORT (RC7) as input for data to receive.
  - Monitor the RCIF bit = 1 of the PIR1 register to check for the entire character reception.
  - When RCIF is raised, the RCREG register has the byte. So save the contents of the RCREG register.
  - Repeat steps 5 and 6 to receive the next character.
- Q.41 List the steps for programming PIC 18 to receive data serially.
- Ans. : Steps for Programming PIC18 to Receive Data Serially
- Load the value in RCSTA register for the desired configuration as shown below

```
#include<P18F458.h>
void main(void)
{
    TXSTA = 0x20; // Asynchronous mode with 8-bit
                  // data frame, low baud rate
    SPBRG = 16; // and transmit enable : TX9 = 0,
                  // TXEN = 1, SYNC = 0,
                  // BRGH = 0
    TRISBbits.TRISC6=0; // configure pin 6 of Port C
                        // (Transmitter pin) as output
```

```
RCSTAbits.SPEN=1; // Enable serial port
while(1)
{
    TXREG = 'A'; // Send character
    while(PIR1bits.TXIF==0); // Wait until TXREG register
                            // becomes empty
}
```

Q.43 Write a C program for the PIC18 to transfer the message "YES" serially at 9600 baud, 8-bit data, 1 stop bit. Do this continuously. Assume XTAL = 10 MHz.

Ans. :

```
#include<P18F458.h>
void main(void)
{
    TXSTA = 0x20; // Asynchronous mode with 8-bit data frame,
                  // low baud rate
    // and transmit enable : TX9 = 0, TXEN = 1,
    // SYNC = 0,
    // BRGH = 0
    SPBRG = 15; // 9600 baud rate
    TRISBbits.TRISC6=0; // configure pin 6 of Port C
                        // (Transmitter pin) as output
```

```

RCSTAbits.SPEN=1; // Enable serial port
while(1)
{
    TXREG = 'Y'; // Send character Y
    while(PIR1bits.TXIF==0); // Wait until TXREG register becomes empty
    TXREG = 'E'; // Send character E
    while(PIR1bits.TXIF==0); // Wait until TXREG register becomes empty
    TXREG = 'S'; // Send character S
    while(PIR1bits.TXIF==0); // Wait until TXREG register becomes empty
}

Q.44 Write a C program for the PIC18 to receive bytes of data serially, and put them in PORT B, set the baud rate at 4800, 8-bit data, and 1 stop bit. Assume XTAL = 10 MHz.
Ans. :
#include<P18F458.h>
void main(void)
{
    unsigned char z;
    unsigned char Mes1[ ]="Normal Speed";
    unsigned char Mes2[ ]="High Speed";
    TRISBbits.TRISB0=1; // configure pin 0 of Port B as input
    TXSTA = 0x20; // Asynchronous mode with 8-bit data
    // frame, low baud rate
    // and transmit enable : TX9 = 0,
    // TXEN = 1, SYNC = 0, BRGH = 0
    SPBRG = 15; // 9600 baud rate
    RCSTAbits.SPEN=1; // Enable serial port
    If (SWB1 == 0)
    {
        for (z = 0; z < 12; z++)
    }
    while(PIR1bits.TXIF==0); // Wait until TXREG register becomes empty
    TXREG = Mes1[z]; // Send character
}
else
{
    PORTB = RCREG; // Send received data to PORT B
}

```

Q.45 Write a C program for the PIC18 to send the two messages "Normal Speed" and "High Speed" to the serial port. Assuming that SW is connected to pin PORTB.0, monitor its status and set the baud rate as follows :  
 SW = 0, 9600 baud rate  
 SW = 1, 38400 baud rate  
 Assume that XTAL = 10 MHz for both cases.

```

Ans. :
#include<P18F458.h>
#define SWBit PORTBbits.RB0 // Switch input
void main(void)
{

```

TRISBbits.TRISB0=1; // configure pin 0 of Port B as input
 TXSTA = 0x20; // Asynchronous mode with 8-bit data
 // frame, low baud rate
 // and transmit enable : TX9 = 0,
 // TXEN = 1, SYNC = 0, BRGH = 0
 SPBRG = 15; // 9600 baud rate
 RCSTAbits.SPEN=1; // Enable serial port
 If (SWB1 == 0)
 {
 for (z = 0; z < 12; z++)
 }
 while(PIR1bits.TXIF==0); // Wait until TXREG register becomes empty
 TXREG = Mes1[z]; // Send character
}
else
{
 PORTB = RCREG; // Send received data to PORT B
}

TXSTAbits.BRGH = 1;

for (z = 0; z &lt; 10; z++) // Wait until TXREG register

{ while(PR1bits.TXIF == 0); // becomes empty

// Send character

TXREG = Mes2[z];

}

END...  
}**Q.1 What is ISR ?** [SPPU : Dec.-16, 22, Marks 1]

**Ans. :** In the interrupt method, whenever any device needs microcontroller's service, it tells this to microcontroller by sending an interrupt signal. Upon receiving an interrupt signal, the microcontroller stops executing its current program and calls a subroutine called **Interrupt service routine** which services the interrupt.

**Q.2 Compare polling and interrupt method.**

[SPPU : Dec.-22, Marks 4]

Sr. No.	Polling method	Interrupt method
1.	In polling, a lot of microcontroller's processing power is wasted in checking whether the I/O devices need service.	In interrupt method, microcontroller's time is not wasted in checking whether the I/O devices need service.
2.	Since all the devices are polled in a sequential manner, there is no explicit priority mechanism in the polling method.	Interrupt method can assign priorities to the interrupts so that they can be served according to priority basis.

**6****PIC Interrupts****Unit III****6.1 : Interrupt Vs Polling**

Processor Architecture	6-2
In interrupt method, the microcontroller can ignore (mask) a device request for service.	In interrupt method, there is no possibility of ignoring a device request for service.
Efficient way of handling I/O devices.	In polling, there is no possibility of ignoring a device request for service.
External hardware signal is required to interrupt microcontroller.	External hardware signal is required to interrupt microcontroller.
No external hardware signal required.	No external hardware signal required.

Table Q.2.1 Comparison of interrupt method and polling.

**Q.3 Explain the steps in executing the interrupt.**

**Ans.:** In response to the interrupt, the microcontroller goes

through following steps :

1. It completes the execution of current instruction and save the address of the next instruction, i.e. the contents of PC on the stack.

2. It also saves the current status of all the interrupts internally i.e. not on the stack.

3. It then transfers the program control to a fixed location in memory called the Interrupt Vector Table (IVT). IVT holds the address of the interrupt service routine.

4. The microcontroller gets the address of the Interrupt Service Routine (ISR) from IVT and transfers program control to the ISR. It executes instructions within the interrupt service routine in sequence till it reaches the RETI (Return From The Interrupt) instruction.

5. Upon executing the RETI instruction, it gets the Program Counter (PC) address from the stack and restores the interrupt logic. Since PC is loaded with the address of the next instruction from where the interrupt was initiated, it starts to execute from that address.



Fig. Q.3.1 Interrupt service routine processing

6.2 : IVT (Interrupt Vector Table)

**Q.4 What is IVT ?** [SPPU : Dec-16,22, June-22, Marks 3]

**Ans.:** • IVT stands for Interrupt Vector Table. It holds the addresses of the interrupt service routines for various interrupts supported by the microcontroller.

- Table Q.4.1 shows the interrupt vector table for the PIC18.

Interrupt	Vector Address (RAM Location)
Power-on Reset	0000H
High Priority Interrupt	0008H
Low Priority Interrupt	0018H

Table Q.4.1 IVT for PIC18

6.3 : Steps in Executing Interrupt

**Q.5 What are the steps the microcontroller does perform upon activation of an interrupt ?** [SPPU : June-22, Marks 7]

**Ans.:** In response to the interrupt, the microcontroller goes through the following steps :

1. It completes the execution of the current instruction and saves the address of the next instruction, i.e., the contents of the PC on the stack.

2. It also saves the current status of all the interrupts internally i.e., not on the stack.

3. It then transfers the program control to a fixed location in memory called the **Interrupt Vector Table (IVT)**.

4. The microcontroller gets the address of the Interrupt Service Routine (ISR) from IVT and transfers program control to the ISR. It executes instructions within the interrupt service routine in sequence till it reaches the RETFIE (Return From Interrupt Exit) instruction.

5. Upon executing the RETFIE instruction, it gets the Program Counter (PC) address from the stack and restores the interrupt logic. Since PC is loaded with the address of the next instruction from where the interrupt was initiated, it starts to execute from that address.

#### 6.4 : Sources of Interrupts

- Q.6 Draw and explain the Interrupt structure of PIC18 ?**

[SPU : Dec.-15, 16, 22, June-22, Marks 7]


Ans. : The PIC18 devices have multiple interrupt sources depending on which peripherals are incorporated in the chip. Some of the most widely used interrupt sources of PIC18 are :

- External hardware interrupts : INT0, INT1 and INT2
- Timer interrupts : TMR0IF, TMR1IF, TMR2IF and TMR3IF
- Serial communication interrupts : TXIF and RCIF
- RB Port change interrupt : RBIF
- A/D converter interrupt : ADIF
- Compare, capture, PWM interrupt : CCP1IF

- Fig. Q6.1 shows the simplified interrupt structure of PIC18.

- Each interrupt source has three bits to control its operation. The functions of these bits are :

  - Flag bit to indicate that an interrupt event occurred.
  - Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set.



**Fig. Q.6.1 Simplified Interrupt structure of PIC18**

- Priority bit to select high priority or low priority.

#### 6.5 : Enabling and Disabling Interrupts

- Q.7 Write a note on enabling and disabling interrupts.**

[SPU : Dec-22, Marks 7]

Ans. : When PIC18 is reset, all interrupts are disabled. These are enabled by software. All of the bits that generate interrupts can be set or cleared by software.

- Fig. Q7.1 shows the bit pattern for the INTCON register.

GIE	PEIE	TMR0I	INT0E	RBIE			
bit 7 GIE :	bit 6 PEIE :	bit 5 TMR0I	bit 4 INT0E	bit 3 RBIE	bit 2	bit 1	bit 0

- Global Interrupt Enable bit

1 = Enables all unmasked interrupts

- Peripheral Interrupt Enable bit

1 = Enables all unmasked peripheral interrupts

- TMR0 Overflow Interrupt Enable bit

0 = Disables all peripheral interrupts

**Processor Architecture**

6 - 6

- 1 = Enables the TMR0 overflow interrupt
- 0 = Disables the TMR0 overflow interrupt

- 0 = Disables the INT0 external interrupt
- 1 = Enables the INT0 external interrupt

- bit 4 INT0IE :  
0 = Disables the INT0 external interrupt  
1 = Enables the INT0 external interrupt
- bit 3 RBIE :  
0 = Disables the RB port change interrupt  
1 = Enables the RB port change interrupt

- Fig. Q.7.1 Bit pattern for the INTCON register**
- The PEIE bit (INTCON register) enables/disables all peripheral interrupt sources. The GIE bit (INTCON register) enables/disables all interrupt sources.

INTCON Register							
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0

- When IPEN (RCON < 7 >) = 0;**
- bit 7 GIE/GIEH : Global Interrupt Enable bit
  - bit 6 PEIE/GIEL : Peripheral Interrupt Enable bit
  - bit 5 TMR0IE : TMR0 Overflow interrupt enable bit
  - bit 4 INT0IE : INT0 External interrupt enable bit
  - bit 3 RBIE : RB Port Change interrupt enable bit
  - bit 2 TMR0IF : TMR0 Overflow interrupt flag
  - bit 1 INT0IF : INT0 External interrupt flag
  - bit 0 RBIF : RB Port Change interrupt flag

- Steps in Enabling Interrupt** : Bit 7) = 1 to enable all maskable interrupts.

1. Make GIE bit (INTCON register) = 1 to enable all maskable interrupts.
2. Set the dedicated interrupt enable flag bit for the interrupt to be used.
3. If we want to use peripheral interrupts, enable them by making PEIE (Peripheral Interrupt Enable bit) of INTCON register high.

**6.6 : Interrupt Registers**

- Q.8 List various registers used to control interrupt operation.**

- Ans. : For the PIC18F458 microcontroller, 13 registers are used to control interrupt operation. These registers are :

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

- When IPEN (RCON < 7 >) = 1;**

- bit 7 1 = Enables all unmasked peripheral interrupts
- 0 = Disables all unmasked peripheral interrupts

- When IPEN (RCON < 7 >) = 1;**

- bit 6 1 = Enables all low priority peripheral interrupts
- 0 = Disables all low priority peripheral interrupts
- bit 5 TMR0IE : TMR0 Overflow interrupt Enable bit
- 1 = Enables the TMR0 overflow interrupt
- 0 = Disables the TMR0 overflow interrupt

**Processor Architecture**

6 - 8

- INTOE : INT0 External Interrupt Enable bit**  
bit 4  
1 = Enables the INT0 external interrupt  
0 = Disables the INT0 external interrupt

- RBIE : RB Port Change Interrupt Enable bit**  
bit 3  
1 = Enables the RB port change interrupt  
0 = Disables the RB port change interrupt

- TMR0IF : TMR0 Overflow Interrupt Flag bit**  
bit 2  
0 = TMR0 register has overflowed (must be cleared in software)

- TMR0OF : TMR0 Overflow Interrupt Priority bit**  
bit 1  
1 = High priority  
0 = Low priority

- INT0IF : INT0 External Interrupt Flag bit**  
bit 1  
1 = The INT0 external interrupt occurred (must be cleared in software)

- RBIF : RB Port Change Interrupt Flag bit**  
bit 0  
1 = At least one of the RB7 : RB4 pins changed state (must be cleared in software)  
0 = None of the RB7 : RB4 pins have changed state

**Fig. Q.9.1 Bit pattern for INTCON register**

**INTCON2 Register**

<b>RBPU</b>	<b>INTEDG0</b>	<b>INTEDG1</b>	<b>-</b>	<b>TMR0IP</b>	<b>-</b>	<b>RBF</b>
bit 7						bit 0

- bit 7 RBPU : PORTB Pull-up Enable bit**  
1 = All PORTB pull-ups are disabled  
0 = PORTB pull-ups are enabled by individual port latch values

- bit 6 INTEDG0 : External Interrupt 0 Edge Select bit**  
1 = Interrupt on rising edge  
0 = Interrupt on falling edge
- bit 5 INTEDG1 : External Interrupt 1 Edge Select bit**  
1 = Interrupt on rising edge  
0 = Interrupt on falling edge

- bit 4 INTEDG2 : External Interrupt 2 Edge Select bit**  
1 = Interrupt on rising edge  
0 = Interrupt on falling edge

- bit 3 INTEDG3 : External Interrupt 3 Edge Select bit**  
1 = Interrupt on rising edge  
0 = Interrupt on falling edge

**Processor Architecture**

6 - 9

- bit 5 INTEDG1 : External Interrupt 1 Edge Select bit**  
1 = Interrupt on rising edge  
0 = Interrupt on falling edge

- bit 4-3 Unimplemented : Read as '0'**

- bit 2 TMR0IP : TMR0 Overflow Interrupt Priority bit**  
1 = High priority  
2 = Low priority

- bit 1 RBIP : RB Port Change Interrupt Priority bit**  
1 = High priority  
0 = Low priority

**Fig. Q.9.2 Bit pattern for INTCON2 register**

**INTCON3 Register**

<b>INT2IP</b>	<b>INT1IP</b>	<b>-</b>	<b>INT2IE</b>	<b>INT1IE</b>	<b>-</b>	<b>INT2IF</b>	<b>INT1IF</b>
bit 7						bit 0	

- bit 7 INT2IP : INT2 External Interrupt Priority bit**  
1 = High priority  
0 = Low priority

- bit 6 INT1IP : INT1 External Interrupt Priority bit**  
1 = High priority  
0 = Low priority

- bit 5 INT1IE : INT1 External Interrupt Enable bit**  
1 = Enables the INT1 external interrupt  
0 = Disables the INT1 external interrupt

- bit 4 INT2IE : INT2 External Interrupt Enable bit**  
1 = Enables the INT2 external interrupt  
0 = Disables the INT2 external interrupt

- bit 3 Unimplemented : Read as '0'**

- bit 2 INT2IF : INT2 External Interrupt Flag bit**  
1 = High priority  
0 = Low priority

- bit 1 INT1IF : INT1 External Interrupt Flag bit**  
1 = High priority  
0 = Low priority

- bit 0 INT1IE : INT1 External Interrupt Priority bit**  
1 = High priority  
0 = Low priority

Processor Architecture

**bit 3 INT1IE : INT1 External Interrupt Enable bit**  
1 = Enables the INT1 external interrupt

**0 = Disables the INT1 external interrupt**

**bit 1 INT2IF : INT2 External Interrupt Flag bit**  
0 = The INT2 external interrupt did not occur

**bit 2 Unimplemented : Read as '0'**

**bit 1 INT2IF : INT2 External Interrupt Flag bit**  
1 = The INT2 external interrupt occurred  
(must be cleared in software)

**bit 0 INT1IF : INT1 External Interrupt Flag bit**  
0 = The INT1 external interrupt did not occur

**bit 1 INT1IF : INT1 External Interrupt Flag bit**  
1 = The INT1 external interrupt occurred  
(must be cleared in software)

**bit 0 = The INT1 external interrupt did not occur**

**Fig. Q.9.3 Bit pattern for INTCON3 register**

**Q.10 Explain PIR register of PIC18.** [SPPU : June-22, Marks 8]

**OR Explain RCIF and TXIF flags in programming serial communication interrupt.** [SPPU : Dec-22, Marks 4]

**Ans. :** The Peripheral Interrupt Request (PIR) registers contain the individual flag bits for the peripheral interrupts.

- Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

**PIR1: Peripheral Interrupt Request (Flag) Register 1**

PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7				bit 0			

**bit 7 PSPIF : Parallel Slave Port Read/Write Interrupt Flag bit**  
1 = A read or a write operation has taken place  
(must be cleared in software)

**0 = No read or write has occurred**

**bit 6 ADIF : ADC Converter Interrupt Flag bit**  
1 = An A/D conversion completed (must be cleared in software)

**0 = The A/D conversion is not complete**

**bit 5 RCIF : USART Receive Interrupt Flag bit**  
1 = The USART receive buffer, RCREG is full  
(cleared when RCREG is read)

**bit 4 TXIF : USART Transmit Interrupt Flag bit**  
1 = The USART transmit buffer, TXREG is empty  
(cleared when TXREG is written)

**bit 3 SPPIF : Master Synchronous Serial Port Interrupt Flag bit**  
1 = The transmission/reception is complete  
(must be cleared in software)

**bit 2 CCP1IF : CCP1 Interrupt Flag bit**  
1 = A CCP1 register capture occurred (must be cleared in software)

**bit 1 TMR1IF : TMR1 Interrupt Flag bit**  
1 = A TMR1 register compare match occurred  
(must be cleared in software)

**bit 0 = No TMR1 register compare match occurred**

**PWM mode :**  
Unused in this mode.

**bit 1 TMR2IF : TMR2 to PR2 Match Interrupt Flag bit**

- 1 = TMR2 to PR2 match occurred (must be cleared in software)  
 0 = No TMR2 to PR2 match occurred

- bit 0 TMR1IF : TMR1 Overflow Interrupt Flag bit  
 1 = TMR1 register overflowed (must be cleared in software)  
 0 = TMR1 register did not overflow

- bit 0 TMR3IF : TMR3 Overflow Interrupt Flag bit  
 1 = A TMR1 (TMR3) register capture occurred  
 0 = No TMR1 (TMR3) register capture occurred

bit 7 Unimplemented : Read as '0'

- bit 6 CMIF : Comparator Interrupt Flag bit  
 1 = Comparator input has changed  
 0 = Comparator input has not changed

- bit 5 Unimplemented : Read as '0'  
 bit 4 EIFF : EEPROM Write Operation Interrupt Flag bit  
 1 = Write operation is complete (must be cleared in software)  
 0 = Write operation is not complete

- bit 3 BCLIF : Bus Collision Interrupt Flag bit  
 1 = A has collision occurred (must be cleared in software)  
 0 = No bus collision occurred

- bit 2 LVDFIF : Low-Voltage Detect Interrupt Flag bit  
 1 = A low-voltage condition occurred (must be cleared in software)  
 0 = The device voltage is above the Low-Voltage Detect trip point

- bit 1 TMR3IF : TMR3 Overflow Interrupt Flag bit  
 1 = TMR3 register overflowed (must be cleared in software)

**PIR2 : Peripheral Interrupt Request (Flag) Register 2**

-	CMIF	-	EEIF	BCLIF	LVDFIF	TMR3IF	ECCP1IF	bit 0
---	------	---	------	-------	--------	--------	---------	-------

**PIR3 : Peripheral Interrupt Request (Flag) Register 3**

IRXFIF	WAKIF	ERRIF	TXB2IF	TXB1IF	RXB0IF	RXB1IF	RXB0IF	bit 0
--------	-------	-------	--------	--------	--------	--------	--------	-------

- bit 7 IRXFIF : Invalid Message Received Interrupt Flag bit  
 1 = An invalid message has occurred on the CAN bus  
 0 = An invalid message has not occurred on the CAN bus

- bit 6 WAKIF : Bus Activity Wake-up Interrupt Flag bit  
 1 = Activity on the CAN bus has occurred  
 0 = Activity on the CAN bus has not occurred

- bit 5 ERRIF : CAN bus Error Interrupt Flag bit  
 1 = An error has occurred in the CAN module (multiple sources)  
 0 = An error has not occurred in the CAN module

- bit 4 TXB2IF : Transmit Buffer 2 Interrupt Flag bit  
 1 = Transmit Buffer 2 has completed transmission of a message  
 and may be reloaded  
 0 = Transmit Buffer 2 has not completed transmission of a message

- bit 3 TXB1IF : Transmit Buffer 1 Interrupt Flag bit  
 1 = TXB1IF has completed transmission of a message  
 0 = TXB1IF has not completed transmission of a message

**Fig. Q.10.1 Bit pattern for Peripheral Interrupt Request (Flag) Register 1**

**Register 1**

**Fig. Q.10.2 Bit pattern for Peripheral Interrupt Request (Flag) Register 2**

**Unused in this mode.**

**PWM mode :**

- 0 = TMR3 register did not overflow  
 1 = A TMR1 (TMR3) register capture occurred  
 (Must be cleared in software)

- 0 = No TMR1 (TMR3) register capture occurred

- 1 = Transmit Buffer 1 has completed transmission of a message  
and may be reloaded

- 0 = Transmit Buffer 0 has not completed transmission of a message

**TXB0IF** : Transmit Buffer 0 interrupt Flag bit

bit 2

- 1 = Transmit Buffer 0 has completed transmission of a message  
and may be reloaded
- 0 = Transmit Buffer 0 has not completed transmission of a message

**RXB1IF** : Receiver Buffer 1 interrupt Flag bit

bit 1

- 1 = Transmit Buffer 1 has completed transmission of a message  
and may be reloaded

- 0 = Transmit Buffer 1 has not completed transmission of a message

**TXB1IF** : Receiver Buffer 0 interrupt Flag bit

bit 0

- 1 = Transmit Buffer 0 has completed transmission of a message  
and may be reloaded

- 0 = Transmit Buffer 0 has not completed transmission of a message

**Fig. Q.10.3 Bit pattern for Peripheral Interrupt Request (Flag) Register 3**

#### Q.11 Explain PIE register of PIC18.

Ans. : The Peripheral Interrupt Enable (PIE) registers contain the individual enable bits for the peripheral interrupts.

- Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3).
- When IPEN is clear, the PEIE bit must be set to enable any of these peripheral interrupts.

#### PIE1: Peripheral Interrupt Enable Register 1

PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE
bit 7	PSPIE : Parallel Slave Port Read/Write Interrupt Enable bit	bit 0					

- 1 = Enables the PSP read/write interrupt

- 0 = Disables the PSP read/write interrupt
- bit 6 **ADIE** : A/D Converter Interrupt Enable bit

- 1 = Enables the A/D interrupt

0 = Disables the A/D interrupt

bit 5 **RCIE** : USART Receive Interrupt Enable bit

- 1 = Enables the USART receiver interrupt

0 = Disables the USART receive interrupt

bit 4 **TXIE** : USART Transmit Interrupt Enable bit

- 1 = Enables the USART transmit interrupt

0 = Disables the USART transmit interrupt

bit 3 **SSPIE** : Master Synchronous Serial Port Interrupt Enable bit

- 1 = Enables the MSSP interrupt

0 = Disables the MSSP interrupt

bit 2 **CCP1IE** : CCP1 Interrupt Enable bit

- 1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1 **TMR2IE** : TMR2 to PR2 Match Interrupt Enable bit

- 1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 **TMR1IE** : TMR1 Overflow Interrupt Enable bit

- 1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

**Fig. Q.11.1 Bit pattern for peripheral interrupt enable register 1**

#### PIE2 : Peripheral Interrupt Enable Register 2

—	CME	EEIE	BCLIE	LVDIE	TMR2IE	ECCP1IE
bit 7						

- 1 = Enables the PSP read/write interrupt

**Processor Architecture**

6-16

**Processor Architecture**

6-17

**Processor Architecture**

6-17

- bit 7 Unimplemented : Read as '0'**
- CNIE : Comparator Interrupt Enable bit**
- 1 = Enables the comparator interrupt  
0 = Disables the comparator interrupt

**Unimplemented : Read as '0'**

- EEIE : EEPROM Write Interrupt Enable bit**

1 = Enabled  
0 = Disabled

- BCLIE : Bus Collision Interrupt Enable bit**

1 = Enabled  
0 = Disabled

- LVDIE : Low-Voltage Detect Interrupt Enable bit**

1 = Enabled  
0 = Disabled

- TMR3IE : TMR3 Overflow Interrupt Enable bit**

1 = Enables the TMR3 overflow interrupt  
0 = Disables the TMR3 overflow interrupt

- ECCP1IE : ECCP1 Interrupt Enable bit**

1 = Enables the ECCP1 interrupt  
0 = Disables the ECCP1 interrupt

- IRXIE : Invalid CAN Message Received Interrupt Enable bit**

1 = Enables the invalid CAN message received interrupt  
0 = Disables the invalid CAN message received interrupt

- TXB2IE : Transmit Buffer 2 Interrupt Enable bit**

1 = Enables the Transmit Buffer 2 interrupt  
0 = Disables the Transmit Buffer 2 interrupt

- TXB1IE : Transmit Buffer 1 Interrupt Enable bit**

1 = Enables the Transmit Buffer 1 interrupt  
0 = Disables the Transmit Buffer 1 interrupt

- RXB0IE : Receive Buffer 0 Interrupt Enable bit**

1 = Enables the Receive Buffer 0 interrupt  
0 = Disables the Receive Buffer 0 interrupt

- RXB1IE : Receive Buffer 1 Interrupt Enable bit**

1 = Enables the Receive Buffer 1 interrupt  
0 = Disables the Receive Buffer 1 interrupt

- RXB0IE : Receive Buffer 0 Interrupt Enable bit**

1 = Enables the Receive Buffer 0 interrupt  
0 = Disables the Receive Buffer 0 interrupt

IRXIE	WAKIE	ERRIE	TXB2IE	TXB1IE	TXB0IE	RXB1IE	RXB0IE	bit 0
-------	-------	-------	--------	--------	--------	--------	--------	-------

**Fig. Q.11.2 Bit pattern for Peripheral Interrupt Enable Register 2**

- PIE3: Peripheral Interrupt Enable Register 3**

bit 7	... ... ... ... ... ... ... ... bit 0
-------	---

**Fig. Q.11.3 Bit pattern for Peripheral Interrupt Enable Register 3**

**Q.12 Explain IPR register of PIC16.**

Ans. : The Interrupt Priority (IPR) registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2 and IPR3). Priority registers (IPR1, IPR2 and IPR3).

- The operation of the priority bits requires that the Interrupt Priority Enable bit (IPEN) be set.

**IPR1: Peripheral Interrupt Priority Register 1**

PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
bit 7	bit 7	bit 7					

**bit 7 PSPIP : Parallel Slave Port Read/Write Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 6 ADIP : AD Converter Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 5 RCIP : USART Transmit Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 4 TXIP : USART Transmit Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 3 SSPIP : Master Synchronous Serial Port Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 2 CCP1IP : CCP1 Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 1 TMR2IP : TMR2 to PR2 Match Interrupt bit**

1 = High priority  
0 = Low priority

**IPR2 : Peripheral Interrupt Priority Register 2**

-	CMPIP	-	EIP	BCLIP	LVDIP	TMR3IP	ECCP1IP
bit 7	bit 7						

**bit 7 Unimplemented : Read as '0'**

1 = High priority  
0 = Low priority

**bit 6 CMIP : Comparator Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 5 EIP : EEPROM Write Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 4 EELIP : EEPROM Write Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 3 BCLIP : Bus Collision Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 2 LVDIP : Low-Voltage Detect Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 1 TMR3IP : TMR3 Overflow Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 0 ECCP1IP : ECCP1 Interrupt Priority bit**

1 = High priority  
0 = Low priority

1 = High priority  
0 = Low priority

**bit 0 RXB0IP : Receive Buffer 0 Interrupt Priority bit**  
1 = High priority  
0 = Low priority

**Q.12.2 Bit pattern for Peripheral Interrupt Priority Register 2**

IPR3 : Peripheral Interrupt Priority Register 3	IRXIP	WAKIP	ERRIP	TXB2IP	TXB1IP	TXB0IP	RXB1IP	RXB0IP	bit 0
bit 7									

**bit 7 IRXIP : Invalid Message Received Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 6 WAKIP : Bus Activity Wake-up Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 5 ERRIP : CAN bus Error Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 4 TXB2IP : Transmit Buffer 2 Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 3 TXB1IP : Transmit Buffer 1 Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 2 TXB0IP : Transmit Buffer 0 Interrupt Priority bit**

1 = High priority  
0 = Low priority

**bit 1 RXB1IP : Receive Buffer 1 Interrupt Priority bit**

**Q.13 Explain RCON register of PIC18.**  
**Ans. : The Reset Control (RCON) register contains the IPEN bit which is used to enable prioritized interrupts.**

IPEN	-	-	RI	TO	PD	POR	BOR	bit 0

**bit 7 IPEN : Interrupt Priority Enable bit**

1 = Enable priority levels on interrupts  
0 = Disable priority levels on interrupts

**Notes :** (PIC 16CXXX Compatibility mode)

**bit 6-5 Unimplemented : Read as '0'**

**bit 4 RI : RESET Instruction Flag bit**

**bit 3 TO : Watchdog Time-out Flag bit**

**bit 2 PD : Power-down Detection Flag bit**

**bit 1 POR : Power-on Reset Status bit**

**bit 0 BOR : Brown-out Reset bit**

**Fig. Q.13.1 Bit pattern for Reset Control (RCON) register**

### 6.7 : Priority of Interrupts

**Q.14 Write a short note on interrupt priority in PIC18.**

**Ans. : • There are three Peripheral Interrupt Priority registers (IPR1, IPR2 and IPR3).**

The value to be loaded in 16-bit Timer register is :

$$T = \frac{1}{25\text{MHz}} = 0.04\text{ s}$$

$$DN = T_{OFF} = \frac{T}{2} = 0.02$$

$$\frac{\text{Desired Delay}}{\text{Timer Period}} = \frac{0.02 \text{ s}}{0.4 \mu\text{s}} = 50000$$

The value to be loaded in 16-bit Timer register is :

65536 - Count = 65536 - 50000 = 15536 = 3CB0H

```
#include <P18F458.h>
```

```
void timer_ISR(void);
```

```
#define PORTBbit PORTBbits.RB4
```

```
#pragma interrupt ISR_ISR
```

WUWE - 1

```
If (INTCONbits.TMR0IF = 1) // If Timer0 caused interrupt execute  
    Timer0_ISR
```

Timer0\_ISR()

} //

```
#pragma once
```

10

\_asm

GUI CRASHES, HIGH PRIORITY INTERRUPT HANDLER AT ADDRESS 0000. IS IT BECAUSE OF THE MEMORY ALLOCATION? TRY TO AVOID USING LIMITED MEMORY SPACE ALLOCATED.

; to IYT and to have more space

; for ISR we use GOTO instruction to CALL ISR  
; written at different place

—endasm, written at different places.

10

```
#pragma code
```

```
Void main(void)
```

The value to be loaded in 16-bit Timer0 register is :

$$65536 - \text{Count} = 65536 - 625 = 65911 = \text{FD8FH}$$

**Processor Architecture**      6 - 24

```

// configure pin 4 of Port B as output
// Enable all peripheral interrupt
{
    TRISBbits.TRISB4=0;           // Configure pin 4 of Port B as output
    INTCONbits.PIE1 = 1;          // Enable all peripheral interrupt
    INTCONbits.PIE0 = 1;          // Timer0, 16 bit mode, no prescaler
    INTCONbits.TMR0IF = 0;         // Clear Timer0 interrupt flag bit
    TOCON=0x08;                  // Load Higher byte in TMROH
    INTCONbits.TMR0ON = 1;         // Load Lower byte in TMROL
    TMROH=0x3C;                 // Load Lower byte in TMROL
    TMROL=0xB0;                  // Enable Timer0
    INTCONbits.TMR0ON = 1;         // Start the Timer0
    INTCONbits.TMR0ON = 1;         // Wait for the interrupt
    while(1);
}

void Timer0_ISR(void)
{
    PORTBbit = ~PORTBbit;          // Toggle the bit RB4
    // Load Higher byte in TMROH
    TMROH=0x3C;                  // Load Lower byte in TMROL
    TMROL=0xB0;                  // Clear Timer0 interrupt flag bit
    INTCONbits.TMR0IF = 0;          // Stop the Timer0
}

```

Q.17 Write a C program for the PIC18 to generate a square wave of 2 kHz frequency on RB5 using Timer1 ISR.

Assume XTAL = 10 MHz.

Ans. : Given : Fosc = 10 MHz, No Prescaler

$$\text{F}_\text{TIMER} = \frac{\text{F}_\text{OSC}}{4} = \frac{10}{4} = 2.5 \text{ MHz}$$

$$\text{Period} = \frac{1}{\text{F}_\text{TIMER}} = \frac{1}{2.5 \text{ MHz}} = 0.4 \mu\text{s}$$

For 2 kHz

$$T = \frac{1}{2 \text{ kHz}} = 0.5 \text{ ms}$$

$$T_\text{ON} = T_\text{OFF} = \frac{T}{2} = 0.25 \text{ ms}$$

$$\text{Desired Delay} = \frac{0.25 \text{ ms}}{\text{Timer Period}} = \frac{0.25 \text{ ms}}{0.4 \mu\text{s}} = 625$$

Count =  $\frac{\text{Desired Delay}}{\text{Timer Period}} = \frac{0.25 \text{ ms}}{0.4 \mu\text{s}} = 625$

$$\text{For } 5 \text{ kHz} \quad T = \frac{1}{5 \text{ kHz}} = 0.2 \text{ ms}$$

$$65536 - \text{Count} = 65536 - 250 = 65286 = \text{FF06H}$$

$$\text{#include <P18F458.h>} \\ \text{void Timer0_ISR(void);} \\ \text{void CHK_ISR(void);} \\ \#define PORTBbit1 PORTBbits.RB4 \\ \#define PORTBbit2 PORTBbits.RB5 \\ \#pragma interrupt CHK_ISR$$

The value to be loaded in 16-bit Timer1 register is :

$$\text{#if (INTCONbits.TMR0IF = 1) // If Timer0 caused interrupt execute}$$

Timer0\_ISR();

#endif // If Timer1 caused interrupt execute

Timer1\_ISR();

#pragma code HiPrio\_Int = 0x08 // High priority interrupt

void HiPrio\_Int (void)

{

-asm.

GOTO CHK\_ISR; High priority interrupt land at address 0008H. To avoid using limited memory space allocated to IVT and to have more space for ISR we use GOTO instruction to CALL ISR written at different place

```

Processor Architecture          6 - 26          PIC Interrupts

}

endasm

#pragma code

void main(void)
{
    TRISBbits.TRISB4=0;           // configure pin 4 of Port B as output
    TRISBbits.TRISB5=0;           // enable all peripheral interrupts
    INTCONbits.QIE = 1;           // configures pin 5 of Port B as output
    INTCONbits.PIE = 1;           // enable all interrupt globally
    INTCONbits.TMR0IE = 1;         // enable Timer0 interrupt
    INTCONbits.TMR0IF = 1;         // enable Timer0 interrupt flag bit

    T0CON=0x08;                  // Timer0, 16 bit mode, no prescaler
    INTCONbits.TMR0IF = 0;         // Clear Timer0 interrupt flag bit
    TMROH=0xFD;                  // Load Higher byte in TMROH
    TMROL=0x0F;                  // Load Lower byte in TMROL
    TMR0L=0x8F;                  // Enable Timer0 interrupt
    INTCONbits.TMR0IE = 1;         // Timer1, 16 bit mode, no prescaler
    T1CON=0x88;                  // Clear Timer1 interrupt flag bit
    PIR1bits.TMR1IF = 0;           // Load Higher byte in TMR1H
    TMR1H=0xFF;                  // Load Lower byte in TMR1L
    TMR1L=0x06;                  // Enable Timer1 interrupt
    PIE1bits.TMR1IE = 1;           // Start the Timer1
    T0CONbits.TMR0ON=1;           // Set PORTB pins as digital input
    while(1);                     // as it is multiplexed with ADC channels. This is done by disabling the ADON bit in the ADCON1 register or by making the PBADEN configuration a bit low.

    3. Configure INTCON2 register for edge trigger i.e. positive (rising) or negative (falling) edge.
    4. Enable external interrupt (INT0, INT1, INT2) by setting a respective interrupt to enable bit in the INTCON register.
    5. Enable Global Interrupt (GIE).
}

Q.18 List the steps for programming PIC18 external interrupts.
Ans. : Steps for programming PIC18 external interrupts.

1. Set PORTB External interrupt pin as an input.
2. Also, make PORTB pins as digital input as it is multiplexed with ADC channels. This is done by disabling the ADON bit in the ADCON1 register or by making the PBADEN configuration a bit low.
3. Configure INTCON2 register for edge trigger i.e. positive (rising) or negative (falling) edge.
4. Enable external interrupt (INT0, INT1, INT2) by setting a respective interrupt to enable bit in the INTCON register.
5. Enable Global Interrupt (GIE).

Q.19 Write a C program for the PIC18 toggle the LED connected to pin 0 of the PORT C every time INT0 is activated by a switch connected at INT0(RB0). Assume XTAL = 10 MHz.
}

```




Fig. Q.19.1

Processor Architecture

```

Ans. : <P18F458.h>
#include <P18F458.h>
#include <xc.h>
#include <math.h>
#include <sys.h>
#include <intrin.h>
#include <pic18f458.h>

void INT0_ISR(void);
void CHK_ISR(void);
#define PORTBit PORTCbits.RC0

#pragma interrupt CHK_ISR
void CHK_ISR (void)
{
    If(INTCONbits.INT0F = 1) // If INT 0 caused interrupt execute
        INTO_ISR();
}

INTO_ISR():
{
    #pragma code HiPri0_Int = 0x08      // High priority interrupt
    void HiPri0_Int (void)
    {
        _asm
        GOTO CHK_ISR; High priority interrupt land at address 0008H.
        ; To avoid using
        ; limited memory space allocated to INT and to
        ; have more space
        ; for ISR we use GOTO instruction to CALL ISR
        ; written at different place
        _endasm
    }
}

#pragma code
void main(void)
{
    TRISBbits.TRISB0 = 1; // configure pin 0 of Port B (INT0) as
    // input
    INTCONbits.GIE = 1; // Enable all interrupts globally
    INTCONbits.INT0IF = 0; // Clear INT0 interrupt flag bit
    INTCONbits.INT0E = 1; // Enable INT0 interrupt
    while(1);
    // Wait for the interrupts
}

```

## 6.10 : Programming of Serial Communication Interrupt

**Q.20** List the steps for programming PIC18 serial communication interrupt.

- Ans. :** Steps for programming PIC18 USART using interrupt

  1. Initialize the baud rate by loading value to the SPBRG register.
  2. Set bit SPEN in the RCSTA for serial port enable.
  3. Set bit BRGH in the TXSTA for low or high speed.
  4. Clear bit SYNC in the TXSTA registers for asynchronous communication.
  5. Set bit TXEN in the TXSTA register to enable transmission.
  6. Set bit CREN in the RCSTA register to enable reception.

## 8. Enable GIE, PEIE, RCIE and TXIE for ISR

**Q.21** Write a C program for the PIC18 to read data from PORT D, transfer it serially at 9600 baud continuously. Use 8-bit data.

$\Delta f_{\text{TAI}} = 10 \text{ MHz}$

**Ans.:**  $\text{Area} = 25 \text{ square units}$

```
#include <P18F458.h>
```

```
void Transmit_ISR(void);
```

```
#pragma interrupt CHK_ISR
```

*if* **error** **then** **return** -1 // If no commit imminent occurs execute

```
// Transmit_ISR
```

Transmit\_ISR();

```

PORTB1t = ~PORTB1t; // Toggle the bit 0 of PORT C
INTCON1b.INT0IF = 0; // Clear Timer0 interrupt flag bit

```

```

Processor Architecture          6 - 30          PIC Interrupts          6 - 31          Processor Architecture      6 - 31

#pragma code HiPri_Ext = 0x08 // High priority interrupt
void HiPri_Ext (void)
{
    _asm
    GOTO CHK_ISR; High priority interrupt land at address 0008H,
    ; To avoid using limited memory space allocated
    ; to IRT and to have more space for ISR we use
    ; GOTO instruction to CALL ISR written at
    ; different place
    _endasm
}

#pragma code

void main(void)
{
    TRISD = 0xFFFF // Configure PORT D as input
    TXSTA = 0x20; // Asynchronous mode with 8-bit data
    // frame, low baud rate and transmit
    TXEN = 1, SYNC = 0, // enable : TX9 = 0,
    // TXEN = 1, SYNC = 0,
    BRGH = 0 // BRGH = 0
    SPBRG = 15; // 9600 baud rate
    TRISBbits.TRISC6=0; // (Transmitter pin) as output
    // Clear transmit interrupt flag bit
    PIR1bits.TXIF = 0; // Enable serial port
    RCSTAbits.SPEN=1; // Enable transmit interrupt
    PIE1bits.TXE = 1 // Enable all interrupts globally
    INTCONbits.GIE = 1;
    INTCONbits.PIE1 = 1; // Enable all peripheral interrupts
    while(1); // Wait for the interrupts
}

void Transmit_ISR(void);
}

#pragma code
void main(void)
{
    TXREG = PORTD; // Transfer the character read from
    // PORTD to TXREG register
}

#include <P18F458.h>
void Transmit_ISR(void);
void Receive_ISR(void);
void CHK_ISR (void);
#pragma interrupt CHK_ISR
void CHK_ISR (void)
{
    if (PIR1bits.TXIF = 1) // If transmit interrupt occurs
        Transmit_ISR(); // execute Transmit_ISR
    if (PIR1bits.RCF = 1) // If receive interrupt occurs
        Receive_ISR(); // execute Receive_ISR
}
#pragma code HiPri_Ext = 0x08 // High priority interrupt
void HiPri_Ext (void)
{
    _asm
    GOTO CHK_ISR; High priority interrupt land at address 0008H,
    ; To avoid using limited memory space allocated
    ; to IRT and to have more space for ISR we use
    ; GOTO instruction to CALL ISR written
    ; at different place
    _endasm
}

#pragma code
void main(void)

```

```

{
    TRISD = 0xFFFF // Configure PORT D as input
    TRISB = 0x00H // Configure PORT B as output
    TRISBbits.TRISC6=0; // configure pin 6 of Port C (Transmitter pin)
    TRISBbits.TRISC7=1; // configure pin 7 of Port C (receiver pin) as
    input
    TXSTA = 0x20; // Asynchronous mode with 8-bit data frame
    // low baud rate
    // and transmit enable : TX9 = 0, TXEN = 1
    SYNC = 0, BRGH = 0
    // 9600 baud rate
    SPBRG = 15;
    RCSTA = 0x90;
    // 8-bit reception
    // SPEN = 1, RX9 = 0, CREN = 1
    PRR1bits.TXF = 0; // Clear transmit interrupt flag bit
    PRR1bits.RCF = 0; // Clear receive interrupt flag bit
    PIE1bits.TXIE = 1 // Enable transmit interrupt
    PIE1bits.RCIE = 1 // Enable receive interrupt
    INTCONbits.GIE = 1; // Enable all peripheral interrupts
    INTCONbits.PEIE = 1; // Enable all peripheral interrupts
    while(1);
        // Wait for the interrupt
    }
}

void Transmit_ISR(void);
{
    TXREG = PORTD; // Transfer the character read
    // from PORTD to TXREG register
}
void Receive_ISR(void);
{
    PORTD = RCREG; // Send received data to PORT B
}

END... ↴

```

TRISBbits.TRISC6=0; // configure pin 6 of Port C (Transmitter pin)  
 TRISBbits.TRISC7=1; // configure pin 7 of Port C (receiver pin) as  
 input

TXSTA = 0x20; // Asynchronous mode with 8-bit data frame  
 // low baud rate
 // and transmit enable : TX9 = 0, TXEN = 1

SYNC = 0, BRGH = 0

// 9600 baud rate

SPBRG = 15;

RCSTA = 0x90;

// 8-bit reception

// SPEN = 1, RX9 = 0, CREN = 1

PRR1bits.TXF = 0; // Clear transmit interrupt flag bit

PRR1bits.RCF = 0; // Clear receive interrupt flag bit

PIE1bits.TXIE = 1 // Enable transmit interrupt

PIE1bits.RCIE = 1 // Enable receive interrupt

INTCONbits.GIE = 1; // Enable all peripheral interrupts

INTCONbits.PEIE = 1; // Enable all peripheral interrupts

while(1);

// Wait for the interrupt

}
}

void Transmit\_ISR(void);
{
 TXREG = PORTD; // Transfer the character read
 // from PORTD to TXREG register
}
void Receive\_ISR(void);
{
 PORTD = RCREG; // Send received data to PORT B
}

**END... ↴**


## Unit III

### Interfacing of LED, LCD, Keyboard, Relay and Buffer

#### 7.1 : Interfacing of LED

**Q.1 With a diagram explain how LED can be interfaced to PIC 18 microcontroller.**

Ans.: Since the current sinking and sourcing capacities in the PIC18 family is about 25 mA, we can drive LED using PORT pins in two ways, as shown in Fig. Q.1.1.



(a) LED connected in current source mode      (b) LED connected in current sink mode

Fig. Q.1.1

- Current sourcing mode
- Current sinking mode

For current source mode  $R = \frac{V_{CC} - V_{LED}}{I_{LED}}$

For current sink mode  $R = \frac{V_{CC} - V_{LED}}{I_{LED}}$

where  $V_{LED}$  is the voltage across LED

$I_{LED}$  is the current through LED

$V_{out}$  is the voltage at output pin

- Since  $I_{LED}$  is the range of  $10\text{-}15 \mu\text{A}$ ,  $V_{LED} = 1.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $V_{out} = 5 \text{ V}$ , suitable value for  $R$  is in the range of  $270 \Omega - 330 \Omega$ .

- Since  $I_{LED}$  is the range of  $10\text{-}15 \mu\text{A}$ ,  $V_{LED} = 1.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $V_{out} = 5 \text{ V}$ , suitable value for  $R$  is in the range of  $270 \Omega - 330 \Omega$ .

- Since  $I_{LED}$  is the range of  $10\text{-}15 \mu\text{A}$ ,  $V_{LED} = 1.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $V_{out} = 5 \text{ V}$ , suitable value for  $R$  is in the range of  $270 \Omega - 330 \Omega$ .

- Since  $I_{LED}$  is the range of  $10\text{-}15 \mu\text{A}$ ,  $V_{LED} = 1.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $V_{out} = 5 \text{ V}$ , suitable value for  $R$  is in the range of  $270 \Omega - 330 \Omega$ .

- Since  $I_{LED}$  is the range of  $10\text{-}15 \mu\text{A}$ ,  $V_{LED} = 1.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $V_{out} = 5 \text{ V}$ , suitable value for  $R$  is in the range of  $270 \Omega - 330 \Omega$ .

- Since  $I_{LED}$  is the range of  $10\text{-}15 \mu\text{A}$ ,  $V_{LED} = 1.5 \text{ V}$ ,  $V_{CC} = 5 \text{ V}$ ,  $V_{out} = 5 \text{ V}$ , suitable value for  $R$  is in the range of  $270 \Omega - 330 \Omega$ .

Ans. : Assume that  $T_{ON}$  and  $T_{OFF}$  of LED = 500 ms.

#include < PIC18F455.h >

void DELAY (unsigned int);

void main (void)

{

    PORTBbits.RB0 = 1; // Turn ON LED

    DELAY (500);

    PORTBbits.RB0 = 0; // Turn OFF LED

    DELAY (500);

}

void DELAY (unsigned int t);

{

    TRISB = 0; // Make Port B as an output

    while(1)

        PORTB = PORTB | t;

        PORTB = PORTB & ~t;

    }

}

void DELAY (unsigned int t);

{

    TRISC = 0; // Make Port C as an output

    while(1)

        PORTC = PORTC | t;

        PORTC = PORTC & ~t;

    }

}

void DELAY (unsigned int t);

{

    TRISB = 0; // Make Port B as an output

    while(1)

        PORTB = PORTB | t;

        PORTB = PORTB & ~t;

    }

}

void DELAY (unsigned int t);

{

    TRISB = 0; // Make Port B as an output

    while(1)

        PORTB = PORTB | t;

        PORTB = PORTB & ~t;

    }

}

void main (void)

{

- Q.3 Write PIC18 C program to blink LEDs connected to Port C of PIC18.**

Ans. : Assume that  $T_{ON}$  and  $T_{OFF}$  of LED = 500 ms.

#include < PIC18F458.h >

void DELAY (unsigned int);

void main (void)

{

    PORTC = 0; // Turn OFF all LEDs

    DELAY (500);

    PORTC = 0xFF; // Turn ON all LEDs

    DELAY (500);

}

Ans. :

```
#include < PIC18F458.h >
#define PD0 PORTDbits.RD0
#define PD1 PORTDbits.RD1
#define PD2 PORTDbits.RD2
#define PD3 PORTDbits.RD3
#define PD4 PORTDbits.RD4
#define PD5 PORTDbits.RD5
#define PD6 PORTDbits.RD6
```

- Q.4 An LED is connected to each pin of PORT D. Write a PIC18 C program that will turn each LED from pin D0 to D7. Call a delay module before turning on the next LED.**

[SPPU : Dec-14, Marks 8]

Ans. :

```
#include < PIC18F458.h >
#define PD0 PORTDbits.RD0
#define PD1 PORTDbits.RD1
#define PD2 PORTDbits.RD2
#define PD3 PORTDbits.RD3
#define PD4 PORTDbits.RD4
#define PD5 PORTDbits.RD5
#define PD6 PORTDbits.RD6
```

void main (void)

{

    PORTD = 0; // Turn OFF all LEDs

    DELAY (500);

    PORTD = 0xFF; // Turn ON all LEDs

    DELAY (500);

}

void DELAY (unsigned int t);

{

    TRISD = 0; // Make Port D as an output

    while(1)

        PORTD = PORTD | t;

        PORTD = PORTD & ~t;

    }

}

void DELAY (unsigned int t);

{

    TRISD = 0; // Make Port D as an output

    while(1)

        PORTD = PORTD | t;

        PORTD = PORTD & ~t;

    }

}

void main (void)

{

    PORTD = 0; // Turn OFF all LEDs

    DELAY (500);

**7.2 : Interfacing of LCD**

```

TRISD = 0;           // configure Port D as output
while(1)
{
    PD0 = 1;          // Turn ON LED connected to RD0
    DELAY (500);
    PD1 = 1;          // Turn ON LED connected to RD1
    DELAY (500);
    PD2 = 1;          // Turn ON LED connected to RD2
    DELAY (500);
    PD3 = 1;          // Turn ON LED connected to RD3
    DELAY (500);
    PD4 = 1;          // Turn ON LED connected to RD4
    DELAY (500);
    PD5 = 1;          // Turn ON LED connected to RD5
    DELAY (500);
    PD6 = 1;          // Turn ON LED connected to RD6
    DELAY (500);
    PD7 = 1;          // Turn ON LED connected to RD7
    DELAY (500);
    PORTD = 0;         // Turn OFF all LEDs
}
}

```

```

void DELAY (unsigned int t);
{
    unsigned int i, j;
    for (i = 0; i<t; i++)
        for (j = 0; j<165; j++);
}

```

**Q.5 Explain the pin description of LCD module.**

OR

Explain the function of following LCD pins :

i) RS ii) RW iii) EN

**Ans. :** [SPPU : June-22, Marks 3]

**Q.6 Draw and explain the interfacing of LCD module with PIC18.**

[SPPU : June-22, Marks 4, Dec.-22, Marks 8]

**Ans. :** Fig. Q6.1 shows the interfacing of a 20 character  $\times$  2 line LCD module with the PIC 18. As shown in the Fig. Q6.1, the data lines are connected to the PORTC of PIC 18 and control lines RS, R/W and E are driven by RB0, RB1 and RB2 lines of PORTB, respectively. The voltage at  $V_{EE}$  pin is adjusted by a potentiometer to adjust the contrast of the LCD.

Pin	Symbol	I/O	Description
1	$V_{SS}$	-	Ground
2	$V_{CC}$	-	+ 5 V power supply
3	$V_{EE}$	-	Used for controlling LCD contrast
4	RS	I	Register select input is used to select either of the two available registers to select either : Data register or command register.
5	$R/\bar{W}$	I	Allows the user to write information to the LCD or read information from it. For reading $R/\bar{W} = 1$ and for writing $R/\bar{W} = 0$ .
6	E	I	This pin is used by LCD to latch information available at its data pins.
7-14	$DB_0-DB_7$	I/O	This 8-bit data bus is used to send information to the LCD or read the contents of the internal registers of the LCD.

**Table Q.5.1 Pin description for LCD module**




Fig. Q.6.1 Interfacing LCD module with PIC 18

Q.7 List the commands available for LCD module.

Ans. :

- Table Q.7.1 lists the command available for LCD module.

Command	Command code	Description
RS R/W DB <sub>7</sub> ,DB <sub>6</sub> ,DB <sub>5</sub> ,DB <sub>4</sub> ,DB <sub>3</sub> ,DB <sub>2</sub> ,DB <sub>1</sub> ,DB <sub>0</sub>		
Clear display	0 0 0 0 0 0 0 0 1	Sets DD RAM address to 0 and clears entire display.
Return home	0 0 0 0 0 0 0 0 1	Sets DD RAM address to 0 and returns the cursor to the home position. DD RAM contents remain unchanged.
Write data to CG or DD RAM	1 0	Write data
Read data from CG or DD RAM	1 1	Read data

Table Q.7.1 List of LCD module commands

Entry set	0 0 0 0 0 0 0 1 1/D S	Keyboard, Relay and Buffer
Display ON/OFF control	0 0 0 0 0 0 1 D C B	Sets ON/OFF of entire display (D), cursor ON/OFF (C) and blink of cursor position character (B).
Cursor and display shift	0 0 0 0 0 1 S/C R/L - -	Moves the cursor and shifts the display without changing DD RAM contents.
Function set	0 0 0 0 1 DL N F - -	Sets interface data length (DL), number of display lines (N), and character font (F).
Set CG RAM address	0 0 0 1 ACC ADD	Sets CG RAM address, CG RAM is accessed after this setting.
Set DD RAM address	0 0 1 AC	Sets DD RAM address, DD RAM is accessed after this setting.
Read busy flag and address	0 1 BF	Reads busy flag (BF) indicating internal operation is being performed and reads address counter contents.
Write data to CG or DD RAM	1 0	Writes data into DD or CG RAM.
Read data from DD or CG RAM	1 1	Reads data from DD or CG RAM.

**Q.8 Draw and explain the interfacing of LCD with PORT D and PORT E of PIC 18xxx microcontroller. Write C code to display 'WELCOME'.**

Ans. : Fig. Q.8.1 shows the interfacing of a 16 character  $\times$  2 line LCD module with the PIC 18. As shown in Fig. Q.8.1, the data lines are connected to the PORT D of PIC18 microcontroller and control lines RS, R $\bar{W}$  and E are driven by RE0, RE1 and RE2 lines of PORT E, respectively. The voltage at V<sub>EE</sub> pin is adjusted by a potentiometer to adjust the contrast of the LCD.

```
Program
# include < PIC18F458.h >
#define LCDData PORTD      // LCD data pins
#define RS PORTBbits.RE0    // RS pin of LCD
#define RW PORTBbits.RE1    // RW pin of LCD
#define EN PORTBbits.RE2    // EN pin of LCD
```

```
void LCD(unsigned char, unsigned char);
```

```
void DELAY (unsigned int)
```

```
void main (void)
{
    TRISD= 0;           // Make Port D as an output
    TRISE= 0;           // Make Port E as an output
    EN = 0;             // Make enable low
    LCD(0x38, 0);       // Initialize LCD 2 lines, 5  $\times$  7 matrix
    DELAY(250);
    LCD (0xE, 0);       // Display On, cursor On
    DELAY (15);
    LCD (0x01, 0);      // Clear LCD
    DELAY (15);
    LCD (0x06, 0);      // Shift cursor right
    DELAY (15);
    LCD (0x86, 0);      // Line 1, position 6
    DELAY (15);
    LCD (W, 1);         // Display character W
    DELAY (15);
}
```




Fig. Q.8.1

```

// strobe the enable pin
EN = 1; // Make high to low pulse to latch data
DELAY(1);
EN = 0;

void DELAY(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<cnt; i++)
        for(j=0; j<165; j++);
}

Q.9 Interface LCD with PORT D and PORT E of PIC 18xx microcontroller and write C code to display 'WELCOME' using BUSY flag.

Ans. :

Program

#include < PIC18F458.h >
#define LCDData PORTD // LCD data pins
#define LCD_RS PORTEbits.RE0 // RS pin of LCD
#define LCD_RW PORTEbits.RE1 // RW pin of LCD
#define LCD_EN PORTEbits.RE2 // EN pin of LCD
#define LCD_BUSY PORTDbits.RD7 // BUSY pin of LCD

void LCD(unsigned char, unsigned char);
void READY(unsigned int);

void main (void)
{
    TRISD = 0; // Make port D as an output
    TRISE = 0; // Make port E as an output
    EN = 0; // Make enable low
    DELAY (250);
    LCD(0x38, 0); // Initialize LCD 2 lines, 5 x 7 matrix
    DELAY (250);
    LCD (0x0E, 0); // Display on, cursor on
}

```

```

// strobe the enable pin
EN = 1; // Make high to low pulse to latch data
DELAY(1);
EN = 0;

void DELAY(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<cnt; i++)
        for(j=0; j<165; j++);
}

Q.9 Interface LCD with PORT D and PORT E of PIC 18xx microcontroller and write C code to display 'WELCOME' using BUSY flag.

Ans. :

Program

#include < PIC18F458.h >
#define LCDData PORTD // LCD data pins
#define LCD_RS PORTEbits.RE0 // RS pin of LCD
#define LCD_RW PORTEbits.RE1 // RW pin of LCD
#define LCD_EN PORTEbits.RE2 // EN pin of LCD
#define LCD_BUSY PORTDbits.RD7 // BUSY pin of LCD

void LCD(unsigned char, unsigned char);
void READY(unsigned int);

void main (void)
{
    TRISD = 0; // Make port D as an output
    TRISE = 0; // Make port E as an output
    EN = 0; // Make enable low
    DELAY (250);
    LCD(0x38, 0); // Initialize LCD 2 lines, 5 x 7 matrix
    DELAY (250);
    LCD (0x0E, 0); // Display on, cursor on
}

```

```

READY (15); // Clear LCD
LCD (0x01, 0); // Shift cursor right
READY (15);
LCD (0x06, 0); // Line 1, position 6
READY (15); // Display character W
LCD ('W', 1); // Display character L
READY (15); // Display character E
LCD ('E', 1); // Display character C
READY (15); // Display character O
LCD ('O', 1); // Display character M
READY (15); // Display character A
LCD ('M', 1); // Display character Y
READY (15); // Display character E
LCD ('E', 1); // Display character E
LCDData = value; // Put the value on the pins
RS = 1; // RS = 0 for LCD command and RS = 1 for LCD data
RW = 0; // Strobes the enable pin
EN = 1; // Make high to low pulse to latch data
DELAY(1);
EN = 0; // Make enable low
DELAY (250);
LCD(0x38, 0); // Initialize LCD 2 lines, 5 x 7 matrix
DELAY (250);
LCD (0x0E, 0); // Display on, cursor on
}

```

**Processor Architecture**

7-12

```
// RS = 0 for LCD command
RS = 0;
RW = 1;
do
{
    // Strobe the enable pin
    EN = 1;
    DELAY(1);
    // Make high to low pulse to latch data
    EN = 0;
} while (BUSY == 1); // Make port D as an output
TRISD = 0;
```

```
void DELAY(unsigned int cnt)
{
    unsigned int i;
    for(i=0; i<cnt; i++)
        for(j=0; j<165; j++);
}
```

**7.3 : Interfacing Key Board (4 × 4 Matrix)**

**Q.10 For  $4 \times 4$  matrix keyboard, write an embedded PIC18 C program to read keypad and send the keycode to PORT D.**


**OR Draw the interfacing diagram for  $4 \times 4$  matrix keyboard with PIC18 and explain.** [ISPPU : June-22, Marks 6]

**Ans. :**

- Fig. Q.10.1 shows the  $4 \times 4$  matrix keyboard connected to the PORT B of PIC18. 4 lines of port B (RB0 - RB3) are used as a scan lines and remaining 4 lines (RB7 - RB4) are used as return lines.

The steps in algorithm are as follows :

- Initialise RB4 - RB7 as inputs i.e. write '1' to these pins.
- Check if all the keys are released by writing '0' to RB3 - RB0 and check if all return lines are in state '1'. If No then wait.
- If Yes then go to step 3.



**Fig. Q.10.1  $4 \times 4$  matrix keyboard connected to PORT B of PIC 18**

- Call debounce.
- Wait for key closure. Ground all scan lines by writing '0' and then check if at least one of return lines shows '0' level.

Key pressed ? No / step 4

Yes step 5

- Call debounce. (allow sufficient time for debounce)


- Is key really pressed ? (Ground all scan lines by writing '0' and then check if at least one of the return lines shows '0' level.)

No step 4

Yes step 7

- Find key code and display the key pressed on 7-segment display.

- (By grounding one scan line at a time and checking return lines for any one line to go to '0' level.)
- Go to step 1.



```

program
# include < PIC18F458.h >
void RBIF_ISR(void);
void DFLAY(unsigned int);
unsigned char KeyCode [4] [4] = { '0', '1', '2', '3',
                                '4', '5', '6', '7',
                                '8', '9', 'A', 'B',
                                'C', 'D', 'E', 'F'};

#pragma interrupt CHK_ISR
void CHK_ISR (void)
{
  if (INTCONbits.RBIF == 1) // If RBIF caused interrupt execute
    REIF_ISR ();
}

#pragma code HiPrio_Int = 0x08 // High priority interrupt
void HiPrio_Int (void)
{
  _asm
    GOTO CHK_ISR ; High priority interrupt land at address 0008H.
    ; To avoid using limited memory space allocated
    ; to IVT and to have more space
    ; for ISR we use GOTO instruction to CALL ISR
    ; written at different place
  _endasm
}

#pragma code

void main (void)
{
  TRISD = 0; // Make PORT D an output Port
  INTCONbits.RBPU // Enable PORT B pull-up resistors
  TRISB = 0XFO; // Make RB7-RB4 as inputs pins and
  // RB3-RB0 as output pins
}
  
```

```

PORTB = 0xFO; // Make all row (scan) lines low
while (PORTB != 0xFO); // Check if all keys are open,
// otherwise wait
INTCONbits.RBIE = 1; // Enable PORT B change interrupt
INTCONbits.GIE = 1; // Enable interrupts globally
// Wait for interrupt
while(1);

}

void RBF_ISR(void)
{
    unsigned char temp, COL = 0, ROW = 4;
    // wait for 10 ms (debounce delay)
    DELAY (10);
    temp = PORTB;
    // If we assume key1 is pressed, we get
    // temp = 1011 0000
    temp ^= 0xF0;
    // Invert higher nibble, we get temp
    // = 0100 0000
    while (temp <= 1) // Contents of temp are shifted left by 1,
    // thus
    // temp = 1000 0000
    {
        COL++;
        // Since while is true COI = COL + 1
        // When temp is shifted left again is
        // becomes zero and while loop
        // is terminated
    }
    // Thus when key1 is pressed we get
    // COI = 1
    PORTB = 0xFE;
    if (PORTB != 0xFE) // Make Row0 = 0
    // In our case(key 1)
    // we get PORTB = 1011 1110 = 0xBE
    ROW = 0;
    // Row0 detected.
    else
    {
        PORTB = 0xFD;
        if (PORTB != 0xFD)
        ROW = 1;
        else
        {
            PORTB = 0xFB;
            if (PORTB != 0xFB)
            ROW = 2;
        }
    }
}

```

```

else
{
    PORTB = 0XF7; // Make Row3 = 0
    if (PORTB != 0XF7)
    ROW = 3; // Row3 detected
}
}

```

```

If (ROW < 4)
    PORTD = KeyCode [ROW] [COL]; // Send detected key
    // to PORT D
    // In our case[key1]
    // PORTD = KeyCode[0][1] = '1'
}

```

```

while (PORTB != 0xFO)
    PORTB = 0xFO;
    INTCONbits.RBIF = 0;
    // Wait for key release
    // Clear RBIF interrupt flag
}

```

```

void DELAY(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<cnt; i++)
        for(j=0; j<165; j++);
}


```

#### 7.4 : Interfacing Relay

##### Q.11 Explain the interfacing of relay to PIC18.

**Ans. :** To control ON/OFF operation of ac devices we can use electromagnetic relay. This relay has both normally open and closed contacts. When a current is passed through the coil of the relay, the switch arm is pulled down, opening the top contact and closing the bottom contact, as shown in Fig. Q11.1.

- The relay contacts are rated for maximum current of about 20 A - 25 A. These relays are also called mechanical relays because mechanical contact makes the circuit to ON or OFF. The mechanical relays having higher current ratings are sometimes called contactors.



Normally closed (NC)  
contact


Spring

Normally open (NO)


contact

Mounting  
brackets

**Fig. Q.11.1 Electromagnetic relay**



(a) Relay driving circuit



(b) Relay driving circuit using MOSFET

- The output current of PIC18 microcontroller pins is not sufficient to drive the relay, or solenoid. The relay/solenoid coil needs around 50 mA - 100 mA to be energized and microcontroller's pin can provide this current. For this reason, we have to use driver such as the ULN2803 or a power transistor or a power MOSFET between the microcontroller and the relay/solenoid as shown in the Fig. Q.11.2.

**Q.12 Write PIC18 C program to make relay shown in Fig. Q.11.2 (a) ON and make it OFF after 2 seconds.**

**Ans. :**

```
#include < PIC18F458.h >
#define PORTBIT PORTBbits.RB0 // Single bit declaration
```

```
void main(void)
{
    unsigned int i;
    TRISBbits.TRISB0 = 0; // Make Port RB0 as an output
    PORTBIT = 1; // Make RB0 = 1 and hence Relay ON
    DELAY(2000); // Wait for 2 seconds
    PORTBIT = 0; // Make RB0 = 0 and hence Relay OFF
}
```


### 7.5 : Interfacing Buzzer

**Q.13 Explain the interfacing of buzzer to PIC18.**

**Ans. :** Buzzers are mainly divided into two types -

- Active buzzers and
- Passive buzzers

- Active buzzer produces a single type of sound or tone. It requires a dc power source for generating the sound or beep.
- On the other hand, passive buzzer can generate different sounds or beep. It depends upon the frequency which is provided to the buzzer. It required an ac power source for generating the sound or beep.



**Fig. Q.13.1 Interfacing of a simple active buzzer with PIC18 microcontroller**

- Fig. Q.13.1 shows the interfacing of a simple active buzzer with PIC18 microcontroller.
- Usually, buzzer takes more current and hence it could not possibly directly driven by microcontroller pin. In this condition, an NPN or PNP transistor is added in the circuit for safely turning ON or OFF the buzzer. This is illustrated in Fig. Q.13.1.
- The embedded C program given in Q.12 can be used to turn ON and turn OFF the buzzer shown in Fig. Q.13.1

END... ↲

## Unit IV

# 8

## CCP Modules

### 8.1 : CCP Modules

#### Q.1 State various CCP modes and associated timers.

Ans. : Different timers are associated with the CCP module depending on the mode used. Table Q.1.1 shows the PIC18 timers for different CCP modes.

CCP Modes	Timer
Capture	1 or 3
Compare	1 or 3
PWM	2

**Table Q.1.1**

### 8.2 : CCP Registers

#### Q.2 List CCP registers available in CCP module.

Ans. : Each CCP module has three registers :

1. CCPxCON (8-bit) : CCP control register
2. CCPRxH (8-bit) : CCPR high register
3. CCPRxL (8-bit) : CCPR low register.

- Q.3 Draw and explain the bit pattern of CCP control register for CCP1 module.**

Ans. : Fig. Q.3.1 shows the CCP control register for CCP1 module.

-	-	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
							bit 0

bit 7

**Processor Architecture**

§ - 2

**Processor Architecture** : Read as '0'

**bit 7 - 6 Unimplemented** : PWM Cycle bit 1 and bit 0

**bit 5 - 4 DCxB1** : DCxB0 : from

**Capture mode** :

Unused.

**Compare mode** :

Unused

**PWM code** :

These bits are the two LSbs (bit 1 and bit 0) of the 10-bit PWM

duty cycle.

The upper eight bits (DCx0 : DCx2) of the duty cycle are found

In CCPRxL

**CCPxM3** : CCPxM0 : CCPx Mode Select bits

**bit 3 - 0** : Compare /Capture /PWM off (resets CCPx module)

**0001** = Reversed

**0010** = Compare mode, toggle output on match (CCPx1IF)

**bit is set**)

**0011** = Compare mode, CAN message received (CCP1 only)

**0100** = Compare mode, every falling edge

**0101** = Compare mode, every rising edge

**0110** = Capture mode, every 4<sup>th</sup> rising edge

**0111** = Capture mode, every 16<sup>th</sup> rising edge

**1000** = Compare mode, initialize CCPx pin low, on compare

match force CCP pin high (CCPIF bit is set)

**1001** = Compare mode, initialize CCP pin high, on compare

match force CCP pin low (CCPIF bit is set)

**1010** = Compare mode, CCP pin is unaffected (CCPIF bit is set)

**1011** = Compare mode, trigger event (CCP1IF bit is set ; CCP resetTMR1 or TMR3 and starts an A/D conversion if the A/D module is enabled)

**11XX** = PWM mode

**Fig. Q.3.1 CCP1CON : CCP1 control register**



**Fig. Q.4.1 PWM 10-bit duty cycle register**

### 8.3 : Capture Mode

**Q.5 Explain the capture mode of CCP module.**

**Ans :** This mode provides access to the current state of that timer TMR1 or TMR3 register.

- When capture mode with the bit selection in the CCPICON register is selected, CCPRIH : CCPRIIL captures the 16-bit value of the TMR1 or TMR3 register when an event occurs on pin RC2/CCP1.
- The combination of the four bits (CCP1M3 - CCP1M0) of the control register determines the event :
  - CCP1M3-CCP1M0 : 0100 : Every falling edge
  - CCP1M3-CCP1M0 : 0101 : Every rising edge
  - CCP1M3-CCP1M0 : 0110 : Every 4<sup>th</sup> rising edge
  - CCP1M3-CCP1M0 : 0111 : Every 16<sup>th</sup> rising edge
- When a capture is made, the interrupt request flag bit, CCP1IF (PIR registers), is set. It must be cleared in software.

- Processor Architecture before the value in register CCPR1 is read, the old captured value will be lost.

- If another capture occurs with the CCP1 pin should be configured as an input.
- In capture mode, the RC2/CCP1 pin must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work.
- The timer used with each CCP module is selected in the T3CON register.

- Fig. Q.5.1 shows the block diagram of capture mode operation.




Fig. Q.5.1 Block diagram of capture mode operation

Q.6 List the steps in programming PIC18F in capture mode. [SPU : June-22, Dec.-22, Marks 6]

Ans. : Initialization of PIC18F458 Capture Mode

1. Initialize the CCP1 register for capturing the rising or falling edge.
2. Configure the CCP1 pin as an input pin.
3. Configure T3CON register to select either Timer0 or Timer3 depending on step 3.
4. Initialize T3CON register to either configure Timer1 or Timer3

5. Set CCPR1 and TMR3/TMR1 register to 0.
6. Enable CCP1 interrupt enable flag : CCP1IE = 1.
7. Clear CCP1 interrupt flag : CCP1IF = 0.
8. Wait for interrupt flag. If it is set, read captured value.

- Q.7 The input signal is connected to the CCP1 (RC2) pin. Write PIC18F C program to measure the period of the input signal and send it on PORTB and PORTD.

Ans. : This program starts timer1 from value 0 after detecting 1<sup>st</sup> rising edge and send captured count after detecting 2<sup>nd</sup> rising edge on Port B and Port D.

```
#include <p18f458.h>
```

```
void main (void)
{
    CCP1CON=0x05; // Capture mode is selected for detecting
                    // rising edge
    T3CON = 0x0; // Select Timer1 for capture
    TRISB = 0; // Configure Port B as an output
    TRISC = 0; // Configure Port C as an output pin
    CCPR1=0x00; // Clear capture count register
    T1CON=0x00; // Enable TMR1 Register, No pre-scale,
                // use internal clock, Timer OFF
    PIE1bits.CCP1IE=1; // Enable CCP1 interrupt Enable flag
    while(1)
```

```
{
    TMRI1 = 0; // Clear Timer1 register
    TMRI1H = 0;
    TMRI1L = 0;
    PIR1bits.CCP1IF=0; // Clear CCP1 interrupt flag
    while(PIR1bits.CCP1IF == 0); // Wait for 1st rising edge
    T1CONbits.TMR1ON = 1; // Turn-On Timer1
    PIR1bits.CCP1IF=0; // Clear CCP1 interrupt flag
    // for the next edge
    while((PIR1bits.CCP1IF)); // Wait for 2nd rising edge
    T1CONbits.TMR1ON = 0; // Stop Timer1
```

```

PORTB = CCPRL1; // Send lower byte of period to Port B
PORTD = CCPRH1; // Send higher byte of period to Port D

```


#### 8.4 : Compare Mode

**Q.8 Explain the compare mode of CCP module.** [SPPU : Dec-22, Marks 6]

**Ans. :** CCP in compare mode is used to generate a waveform of various duty cycles like PWM and also used to trigger an event when the pre-determined time expires. It is also used to generate specific time delay.

- In compare mode, the 16-bit CCP1 and CCPRL1 register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the CCP1 pin can have one of the following actions :

- Driven high
- Driven low
- Toggle output (High-to-low or low-to-high)
- Remains unchanged.
- CCP1M3:CCP1M0 : CCP1 module mode select bit. These bits decide which action takes on compare match. At the same time, interrupt flag bit CCP1IF is set.
- 0010 = Toggle output on match
- 1000 = Initialize CCP1 pin low, on compare match this pin is set to high.
- 1001 = Initialize CCP1 pin high, on compare match this pin is set low.
- 1010 = On compare match generates software interrupt.
- 1011 = On compare match trigger special event, reset the timer, start ADC conversion.
- Fig. Q.8.1 shows the compare mode block diagram.



**Fig. Q.8.1 Compare mode block diagram**

**Q.9 List the steps in programming PIC18F in compare mode.** [SPPU : June-22, Marks 6]

**Ans. :** Steps for Programming

- Set the CCP1 pin as an output.
  - Configure T3CON Register for Timer1 or Timer 3
  - If Timer1 is used then configure T1CON Register also.
  - Configure CCP1CON Register for compare mode.
  - Load desired count in CCP1 (CCPR1H:CCPR1L) Register.
  - Initialize TMR1 or TMR3 register value.
  - Start Timer
  - Wait for CCP1IF (PIR1<2>) interrupt flag to set.
- Q.10 Write PIC18F C program to generate a square wave of 2.5 kHz having a 50 % duty cycle using timer 3 compare mode. Assume oscillator frequency = 10 MHz.** [SPPU : Dec-15, Marks 8]
- Ans. :**
- For 50 % duty cycle
  - Period of waveform =  $1 / 2.5 \text{ kHz} = 400 \mu\text{s}$
  - Timer clock period =  $1 / (\text{Fosc}/4) = 1 / (10 \text{ MHz}/4) = 0.4 \mu\text{s}$
  - For 50 % duty cycle : ON time = OFF time =  $200 \mu\text{s}$

Processor Architecture

§ - §

Processor-Architecter  
 $20\mu s / 0.4\mu s = 500$  i.e.  $0x01F4$   
 $20\mu s / 0.4\mu s CCP1H = 01H$  and  $CCPR1L = F4H$

```
CCPR1 = 0x03FF
#include <plib455.h>
```

```
#include <plib455.h>
```

```
void main(void)
```

```
{ TRISCbits.TRISCC2=0; // Configure RC2 pin as output
```

```
TRISCbits.TRISCO=1; // Configure the T1CK1 pin as an input
```

```
CCP1ICON=0x02;
```

```
CCP1ICON=0x02; // Module is configured for compare mode
```

```
CCP1ICON=0x02; // and is set up so that
```

```
CCP1ICON=0x02; // Module is configured for compare mode
```

```
CCP1ICON=0x02; // and is set up so that
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

Ans. : Processor-Architecter  
 $20\mu s / 0.4\mu s = 500$  i.e.  $0x01F4$   
 $20\mu s / 0.4\mu s CCP1H = 01H$  and  $CCPR1L = F4H$

#include <p18f458.h>  
void main(void)

```
{ TRISBbits.TRISCC2=0; // Configure RC2 pin as output
```

```
TRISBbits.TRISCO=1; // Configure the T1CK1 pin as an input
```

```
CCP1ICON=0x02;
```

```
CCP1ICON=0x02; // Module is configured for compare mode
```

```
CCP1ICON=0x02; // and is set up so that
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

```
CCP1ICON=0x02; // CCP1 is configured for compare mode
```

## 8.5 : PWM Mode

Q.11 A 1 Hz pulse is given to Timer3 (T1CK1) and LED is connected to the CCP1 pin. Write PIC18F C program to toggle LED after every 20 pulses.

Ans. : Pulse Width Modulation (PWM) is a digital signal which is most commonly used in control circuitry. This signal is set high (and low) in a predefined time and speed. The time during which the signal stays high is called the "on time" and the time during which the signal stays low is called the "off time".

Processor Architecture : The percentage of time in which the PWM signal remains HIGH (on time) is called as duty cycle.

- **Duty cycle of the PWM :** The frequency of a PWM signal remains HIGH (on time) is called as duty cycle.
- **Duty cycle of a PWM :** The frequency of a PWM signal remains HIGH (on time) is called as duty cycle.
- Frequency of a PWM completes one period. One Period is determined how fast a PWM signal.
- determines how fast a PWM signal.
- complete ON and OFF of a PWM signal.
- The PIC18F when configured in Pulse-Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. This means that for a value of 0 there will be a duty cycle of 0 % and for a value of 1024 ( $2^{10}$ ) there will be a duty cycle of 100 %.
- Since the CCP1 pin is multiplexed with the PORTC data latch the TRISC $\gg$  bit must be cleared to make the CCP1 pin an output.

- Fig. Q12.1 shows a simplified block diagram of the CCP module in PWM mode.




Fig. Q12.1 Simplified block diagram of the CCP module in PWM mode

Processor Architecture : The percentage of time in which the PWM signal remains HIGH (on time) is called as duty cycle.

**Q.13 List the steps in programming PIC18F in PWM mode.**

**Ans. :** PWM Programming steps

Following steps are needed to setup the PWM module in PIC18F458.

1. Set the PWM period by writing to the PR2 register.
2. Set the PWM duty cycle by writing to the CCP1L register and CCP1ICON<5:4> bits.
3. Configure the CCP1CON module for PWM operation.
4. Make the CCP1 pin an output by clearing the TRISC $\gg$  bit.
5. Clear Timer2 register
6. Set the Timer2 prescale value
7. Enable Timer2 by writing to T2CON.

- Q.14 Explain the calculations for PWM period and duty cycle with the help of example.**
- Ans. :** 1. Set the PWM Period

- The PWM period is set by writing the PR2 register. So the value can be calculated by using this formula,i.e,
- $$\text{PWM period} = [(PR2) + 1] \times 4 \times T_{osc} \times N$$

where  $T_{osc}$  is the  $1/F_{osc}$

$N$  : TMR2 prescale value. Can be set to 1, 4 or 16 by programming Timer2 control register (T2CON)

$$\text{PR2} = \frac{\text{PWM period}}{T_{osc} \times 4 \times N} - 1 = \frac{F_{osc}}{\text{PWM frequency} \times 4 \times N} - 1$$

- For example, if we use a 20 MHz clock, the O/P frequency is 2 kHz and  $N = 4$  then

$$PR2 = \frac{20 \text{ MHz}}{2 \text{ kHz} \times 4 \times 4} - 1 = 624$$

## 2. Set PWM Duty Cycle

- The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSBs and the CCPxCON<5:4> bits contain the two LSbs. This 10-bit value is

represented by CCPRL: CCPICON<sub>5:4</sub>. The duty cycle will be in the range of 0 to 1024.

- Now, let us see how to set a value for the CCPRL which decides the duty cycle of a pulse. We know that a duty cycle is some % of the PR2 (period) register. For example, if PR2 is 201 then a 25 % duty cycle of the 201 is given by,

$$(CCPRL : CCPICON < 5 : 4 >) = PR2 \times \left( \frac{\text{Duty Cycle}}{100} \right)$$

$$(CCPRL : CCPICON < 5 : 4 >) = (201) \times (25/100)$$

$$(CCPRL : CCPICON < 5 : 4 >) = 50.25$$

- Here, hexadecimally equivalent of the integer part of the result i.e., 50 is loaded as 8 most significant bits in CCPRL and 2 LSB bits in CCPICON <5:4> are used to represent fraction portion of the result, i.e. 0.25.
- The decimal point portion of the duty cycle count is set as shown in Table Q.14.1.

CCPICON <5:4>	Decimal Point
DCIB2	DCIB1
0	0
0	1
1	0
1	1

Table Q.14.1 Representation decimal point portion

$$CCPRL = 50 = 0b00110010 = 0x32$$

$$CCPICON <5:4> = DCIB2 : DCIB1 = 0b01$$

- Q.15** Write PIC18F C program to generate 10 % duty cycle PWM waveform with frequency 1 kHz. Assume XTAL = 10 MHz.

☞ [SPPU : May-15, 16, Marks 8]

Ans. : Assume N = 16

Processor Architecture      § - 13

---

CCP Modules

$\text{PR2} = \frac{\text{PWM frequency} \times 4 \times N}{\text{Fosc}} - 1 = \frac{10 \text{MHz}}{1 \text{KHz} \times 4 \times 16} - 1 = 155$

$(CCPRL : CCPICON <5 : 4>) = PR \times \frac{10}{100} = 155 \times \frac{10}{100} = 15.50$

$CCPICON <5:4> = DCIB2 : DCIB1 = 0b10$

```
#include <p18458.h>
void main(void)
{
    PR2 = 155; // Configure Timer2 period
    CCPRL = 15 // Set up PWM duty cycle
    CCPICON = 0x2C; // DCIB1:DCIB0 = 10, PWM mode
    TRISCBits.TRISC2=0; // Configure RC2 pin as output
    T2CON = 0x02; // Set prescalar 16, no postscale
    T2CONbits.TMR2ON = 1; // Timer2 on
    while(1)
    {
        PIR1bits.TMR2IF = 0; // Clear Timer2 flag
        while (PIR1bits.TMR2IF==0); // Wait for end of period
        // An interrupt routine can be programmed here
        // to read the digital input
    }
}
```

**Q.16** Create a 2 kHz frequency with 25 % duty cycle on the CCP1 pin. Assume XTAL = 10 MHz.

Ans. : Assume N = 16

$\text{PR2} = \frac{\text{PWM frequency} \times 4 \times N}{\text{Fosc}} - 1 = \frac{10 \text{MHz}}{2 \text{KHz} \times 4 \times 16} - 1 = 77$

$(CCPRL:CCPICON<5:4>) = PR \times \frac{25}{100} = 77 \times \frac{25}{100} = 19.25$

$CCPRL = 19 = 0b00011001 = 0 \times 13$

CCP1CON <5:4> = DC1B2: DC1B1 = 0b01.

```
CCP1CON <5:4> = DC1B2: DC1B1 = 0b01.

#include <p18f458.h>

void main(void)
```

```
{
    // Configure Timer2 period
    PR2 = 77; // Set up PWM duty cycle
    CCP1L = 19 // DC1B1:DC1B0 = 01, PWM mode
    CCP1CON = 0x1C; // (CCP1M3:CCP1M0 = 1100)
    // Configure RC2 pin as output
    TRISCBits.TRISC2=0; // Set prescaler 16, no postscale
    T2CON = 0x02; // Clear Timer2
    T2CON = 0 // Timer2 on
    T2CONbits.TMR2ON = 1; // Wait for end of period
    while(1)
}
```

```

    PIR1bits.TMR2IF = 0; // Clear Timer2 flag
    while (PIR1bits.TMR2IF==0);
```

### 8.6 : DC Motor Speed Control with CCP

**Q.17 How the speed of DC motor is controlled by PWM, explain in brief.**

[SPPU : Dec.-16, Marks 6]

Ans. : We know that the speed of the dc motor depends on the applied voltage. The average applied DC voltage and hence the power can be varied using technique called pulse width modulation. In this technique, the dc power supply is not a voltage of fixed amplitude; however it is a pulsating DC voltage. By changing pulse width we can change the applied power. This is illustrated in the Fig. Q.17.1.




Fig. Q.17.1 Applied power variation using pulse width modulation

**Q.18 Draw an interfacing diagram and write an algorithm for DC motor speed controller using PIC18xxx**

[SPPU : May-15, 16, Dec.-15, Marks 10]

Ans. :




Fig. Q.18.1 DC motor connection using a bipolar transistor

**Q.19 Let us write an PIC18 C program to read the state of ON-OFF switch connected to RD7. If it is low apply 50 % of power; otherwise apply 75 % of power using PWM technique.**

Ans. : Let us take period PR2 = 100

**Processor Architecture**

For 50 % Duty Cycle :  $(CCPR1L : CCP1ICON<5 : 4>) = PR \times \frac{50}{100}$

$$= 100 \times \frac{50}{100} = 50.00$$

CCPR1L = 50

CCP1ICON <5 : 4> = DC1B2 : DC1B1 = 0b00

CCP1ICON <5 : 4> = PR  $\times \frac{75}{100}$

For 75 % Duty Cycle :  $(CCPR1L : CCP1ICON<5 : 4>) = PR \times \frac{75}{100}$

$$= 100 \times \frac{75}{100} = 75.00$$

CCPR1L = 75


CCP1ICON <5 : 4> = DC1B2 : DC1B1 = 0b00

**Algorithm**

1. Make the CCP1 pin an output by clearing the TRISC<2> bit to give PWM output
2. Configure RD7 pin as input pin to read switch input
3. Set the PWM period by writing to the PR2 register.
4. Set the PWM duty cycle by writing to the CCPR1L register and CCP1ICON<5 : 4> bits.
5. Configure the CCP1ICON module for PWM operation.
6. Set the TMR2 prescale value
7. Check if SW = 0, Set up PWM duty cycle = 50 %
- else Set up PWM duty cycle = 75 %
8. Clear Timer2 register and Timer flag
9. Enable Timer2 by writing to T2CON.
10. Repeat steps 7 - 10.

**Program**

```
#include <p18458.h>
void main(void)
{
    TRISBbits.TRISC2 = 0; // Configure RC2 pin as output to
                        // produce PWM output
```

**Fig. Q.20.1 Stepper motor Interface**

- Particular winding is excited by making corresponding Port pin low. For example, winding  $X_1$  can be excited by making  $RB_0$  low.
- Table Q.20.1 shows typical excitation sequence. The given excitation sequence rotates the motor in clockwise direction. To rotate motor in anticlockwise direction we have to excite motor in a reverse sequence. The excitation sequence for stepper motor may change due to change in winding connections. However, it is not desirable to excite both the ends of the same winding simultaneously.

Step	$Y_1$	$Y_2$	$X_1$	$X_2$	$RB_3$	$RB_2$	$RB_1$	$RB_0$	CODE	
	0	0	0	0	0	1	1	0	1	05H
1	1	0	0	1	0	1	0	1	1	05H
2	1	0	0	0	0	1	1	1	1	05H
3	0	1	0	1	1	1	0	0	0	05H
4	0	1	1	0	1	0	1	0	0	0AH
5	1	0	1	0	0	1	0	1	1	0FH

**Table Q.20.1 Full step excitation sequence**

The excitation sequence given in Table Q.20.1 is called **full step sequence**. In which excitation ends of the phase are changed in one step. The excitation sequence given in Table Q.20.2 takes two steps to change the excitation ends of the phase. Such a sequence is called **half step sequence** and in each step the motor is rotated by  $0.9^\circ$ .

Step	$Y_2$	$Y_1$	$X_2$	$X_1$	$RB_3$	$RB_2$	$RB_1$	$RB_0$	CODE
1	1	0	1	0	0	1	1	0	05H
2	1	0	0	0	0	0	1	1	07H
3	1	0	0	1	0	1	1	0	06H
4	0	0	0	1	1	1	1	0	0EH
5	0	1	0	1	1	0	0	0	0AH
6	0	1	0	0	1	0	1	1	0BH
7	0	1	1	0	1	0	0	1	09H
8	0	0	1	0	1	1	0	1	0DH
1	1	0	1	0	0	1	0	1	05H

**Fig. Q.20.2 Half step excitation sequence**

- Q.21 Write an PIC18 C program to read the state of ON-OFF switch connected to RD7. If it is rotate stepper motor clockwise, otherwise rotate motor anti-clockwise.

Ans. :

```
#include <p18f458.h>
void main(void)
{
    TRISB = 0; // Configure Port B (RB0 - RB3) as output
    // to drive stepper motor
    // Configure RD7 pin as input
    TRISDbits.TRISD7 = 1;

    while(1)
    {
        if (PORTDbits.RD7 == 0)
        {
            PORTB = 0x05;
            Delay(100);
            PORTB = 0x06;
            Delay(100);
            PORTB = 0x0A;
            Delay(100);
            PORTB = 0x09;
            Delay(100);
            PORTB = 0x05;
            Delay(100);
            PORTB = 0x09;
            Delay(100);
            PORTB = 0x0A;
            Delay(100);
            PORTB = 0x06;
            Delay(100);
            PORTB = 0x05;
            Delay(100);
        }
        else
        {
            PORTB = 0x09;
            Delay(100);
            PORTB = 0x0A;
            Delay(100);
            PORTB = 0x06;
            Delay(100);
            PORTB = 0x05;
            Delay(100);
        }
    }
}
```

ANSWER : Using port B, we can interface 3 steppers. END... ↴

## Unit V


# 9

## PIC Interfacing - III

### 9.1 : Interfacing of ADC 0808 with PIC

Q.1 Draw interfacing circuit for ADC0808 with PIC18.

Ans. : FIG. Q.1.1 shows typical interfacing circuit for ADC 0808 with microcontroller system.



**Fig. Q.1.1 Typical Interface for 0808/0809**

Digital Converter (A/D) Module

9-2

**OR Explain microcontroller.** In detail the functions of following pins related to microcontroller. **[SPPU : Dec-22, Marks 6]**  
**OR Explain ADC of PIC16F877A** In detail the functions of ADCON0 SFR of PIC16F877A [SPPU : June-22, Marks 7]

### microcosm

- A/D Result High Register (ADRESL)
  - A/D Result Low Register (ADCON0)
  - A/D Control Register 0 (ADCON1)
  - A/D Control Register 1 (ADCON1)
  - The ADCON0 register, shown in Fig. Q.2.1, controls the operation of the A/D module. It has conversion clock source selection bits, channel section bits, A/D conversion status bits and A/D on bit.
  - The ADCON1 register, shown in Fig. Q.2.2, configures the functions of the port pins. It has A/D result format selection bit, A/D clock section bit and A/D port configuration control bits.
  - The ADRESH and ADRESL registers contain the result of the

A/D conversion						bit 7
ADC51	ADC50	CH52	CH51	CH50	GO /DONE	-
bit 0	ADON					

ADCON1 ADCS1>	ADCON0 <ADCSI:ADCS0>	Clock Conversion
0	00	Fosc /2
0	01	Fosc /8
0	10	Fosc /32
0	11	FRC (Clock derived from the internal A/D RC oscillator)
1	00	Fosc /4
1	01	Fosc /16
1	10	Fosc /64
1	11	Frc (clock derived from the thermal A/D RC oscillator)

11  
RC (doc)  
thermal A

(V/D RC oscillator)

**bit 5-3** CHS2:CHS0 : Analog Channel Select bits  
 $\text{CHS} = \text{Channel } 0 \text{ (A00)}$

001 = Channel 1 (AN1)

1

011 = Channel 3 (AN3)

11

100 = Channel 4 (AN5)

3

110 = Channel 6 (AN6)

2

## Bit 2 GO/DONE: A/D Conversion Status bit

When  $ADON = 1$ :

= A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)

bit 1 Unimplemented : Read as '0'

9

DICOMI

*Processor Architecture*  
Processor Architecture is powered up  
1 = A/D converter module is shut-off and consumes no operating current

Fig. Q.2.1 ADCON0 register

ADFM	ADCS2	-	-	PCFG3	PCFG2	PCFG1	PCRG0
bit 7	bit 0						

bit 7      **ADFM : A/D Result Format Select bit**  
1 = Right justified. Six (6) Most Significant bits of ADRESH are read  
0 = Left justified. Six (6) Least Significant bits of ADRESL are read  
as '0'

bit 7      **ADFM : A/D Result Format Select bit**  
1 = Right justified. Six (6) Most Significant bits of ADRESH are read  
0 = Left justified. Six (6) Least Significant bits of ADRESL are read  
as '0'

#### Clock Conversion

ADCON0 <ADCS1:ADCS0>	Fosc/2	Fosc/8	Fosc/16	Fosc/32	F <sub>RC</sub> (Clock derived from the internal A/D RC oscillator)	Fosc/4	Fosc/16	Fosc/32
00								
01								
10								
11								

bit 5-4      Unimplemented : Read as '0'

bit 3-0      PCFG3:PCFG0 : A/D Port Configuration Control bits

PCF6	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	V <sub>REF+</sub> /V <sub>REF-</sub>	CR
0000	A	A	A	A	A	A	V <sub>DD</sub>	V <sub>SS</sub>	8/0	
0001	A	A	A	A	V <sub>REF+</sub>	A	A	AN3	V <sub>SS</sub>	7/1

*Processor Architecture*  
Processor Architecture is powered up  
1 = A/D converter module is shut-off and consumes no operating current

Fig. Q.2.2 ADCON1 register

ADFM = 0	9	8	7	6	5	4	3	2	1	0	Unused
	Unused	9	8	7	6	5	4	3	2	1	0

A = Analog Input D = Digital I/O  
CR = # of analog input channels/# of A/D voltage references

Fig. Q.2.2 ADCON1 register

Fig. Q.2.3 shows the A/D result formats.

bit 7      ADRESH      0      ADRESL      0  
ADFM = 0      7      6      5      4      3      2      1      0      Unused      Left justified

ADFM = 1      7      Unused      9      8      7      6      5      4      3      2      1      0      Right justified

Fig. Q.2.3 A/D result formats

Processor Architecture

Block diagram of ADC in PIC18.

Q.3 Draw the block diagram of ADC.

Ans. : Fig. Q.3.1 shows the block diagram of ADC.




Fig. Q.3.1 Block diagram of ADC

Q.4 List the steps for programming ADC.

Ans. : Steps for Programming ADC

The following steps should be followed for doing an A/D conversion :

- Configure the A/D module :

- Configure analog pins, voltage reference and digital I/O (ADCON1)
- Select A/D input channel (ADCON0)
- Select A/D conversion clock (ADCON0)
- Turn on A/D module (ADCON0)

- Configure A/D interrupt (if desired) :
  - Clear ADIF bit

- Set ADIE bit
- Set GIE bit
- Wait the required acquisition time.
- Start conversion :
- Set GO/DONE bit (ADCON0)
- Set A/D conversion to complete, by either :
  - Wait for the GO/DONE bit to be cleared
  - OR
  - Waiting for the A/D interrupt
  - Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
- For next conversion, go to step 3.

Q.5 Write PIC18F C program to read data from channel 0 of ADC and display the result on Port C and Port D after every quarter of second.

Ans. : Assume Clock source = Fosc/64, ADC result = right justified

```
#include <p18f458.h>
void main(void)
```

```
{
    TRISC = 0;           // Configure Port C as output
    TRISD = 0;           // Configure Port D as output
    TRISAbits.TRISA0 = 1; // Configure RA0 pin as input for
                          // analog input
    ADCON0 = 0X81;        // Fosc/64, Channel 0, A/D ON
    ADCON1 = 0XC1;        // Result right justified,
                          // AN0 = Analog input

    while(1)
    {
        Delay(1);          // Wait for required acquisition
        ADCON0bits.GO = 1;  // Start conversion
        while(ADCON0bits.DONE == 1); // Wait for the conversion
```

```

// Send lower byte of result to Port C
PORTC = ADRESL;
// Send higher byte of result to Port D
PORTD = ADRESH;
Delay(250);

}

void Delay(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<1275; i++)
        for(j=0; j<cnt; j++);
}

```

### Programming A/D Converter using Interrupt

- We can use interrupt method for checking the end of conversion instead of polling. Here, we have to enable A/D interrupt by making analog to digital interrupt enable bit, ADIE = 1.
- Upon completion of conversion, analog to digital interrupt flag, ADIF goes HIGH.

**Q.6 Write PIC18F C program to read data from channel 0 of ADC using interrupt and display the result on Port C and Port D after every quarter of second.**

Ans. :

```

Assume Clock source = Fosc/64, ADC result = right justified
#include <p18458.h>
void Delay (unsigned int);
#pragma interrupt CHK_ISR
void CHK_ISR (void)

{
    If (INTCONbits.ADIF = 1) // If ADC caused interrupt execute
        ADC_ISR();
}

#pragma code HiPrio_Int = 0x08 // High priority interrupt
void HiPrio_Int (void)

```

```

asm
    GOTO CHK_ISR; High priority interrupt
; To avoid
; using limited memory space at address 0008H,
; and to have
; more space for ISR we use GOTO instruction
; to CALL ISR
; written at different place

endasm

#endif

#pragma code
void main(void)
{
    TRISC = 0;           // Configure Port C as output
    TRISD = 0;           // Configure Port D as output
    TRISAbits.TRISA0 = 1; // Configure RA0 pin as input for analog
                          // input
    ADCON0 = 0X81;       // Fosc/64, Channel 0, A/D ON
    ADCON1 = 0XCCE;      // Result right justified, AN0 = Analog
    PIR1bits.ADIE = 1;   // Enable AD interrupt
    INTCONbits.PEIE = 1; // Enable peripheral interrupts
    INTCONbits.GIE = 1;  // Enable all interrupts globally
    while(1)
    {
        Delay(1);          // Wait for required acquisition time
        ADCON0bits.GO = 1; // Start conversion
    }
}

```

```


Delay(250); // Wait for 250 ms
PIR1bits.ADIF = 0; // Clear ADC interrupt flag
}
}

void Delay(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<1275; i++)
        for(j=0; j<cnt; j++);
}

```

**Q.7 Draw and explain interfacing diagram of DAC 0808 to PIC18.** [SPU : June-22, Dec.-22, Marks 8]

**Ans. :** Fig. Q.7.1 shows the interfacing of DAC 0808 with PIC18 microcontroller.



**Fig. Q.7.1 Interfacing of DAC 0808 with PIC18 microcontroller**

- The output current  $I_o$  can be given as

$$I_o = \frac{V_{ref}}{R_{14}} \left( \frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right)$$

**Note :** Input  $A_1$  through  $A_8$  can be either 0 or 1. Therefore, for typical circuit full scale current can be given as,

$$I_o = \frac{5}{2.5K} \left( \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right) = \frac{2mA \times 255}{256} = 1.992 mA$$

- It shows that the full scale output current is less than the reference current source of 2 mA. This output current is converted into voltage by I to V converter. The output current is full scale input can be given as,

$$V_o = 1.992 \times 2.5K = 4.98 V$$

**Note :** The arrow on the pin 4 shows the output current direction. It is inward. This means that DAC 0808 sinks zero current and at  $(111111)_2$  binary input it sinks 1.992 mA.

- The circuit shown in the Fig. Q.7.1 gives output in the unipolar range. When digital input is  $00H$ , the output voltage is 0 V and when digital input is  $FFH$  ( $11111111_2$ ), the output voltage is +5 V.
- To generate a triangular wave, we have to output data from 00 to 00.
- When it reaches  $FFH$  (Decimal 256) it should be decremented up to 00.


```

#include <p18f458.h>
void main(void)
{
    Unsigned char i;
    TRISB = 0; // Configure Port B as output
    while(1)
    {
        for(i=0; i<=255; i++)
            PORTB = i;
        for(i=255; i>=0; i--)
            PORTB = i;
    }
}

```

**Q.8 Write a PIC18 C program to generate staircase waveform.**

**Ans. :** Let us see the staircase waveform



**Fig. Q.8.1**


```
#include <pic18f458.h>
void main ()
{
    unsigned char wavevalues [5] = {0, 63, 127, 191, 255};
    TRISB = 0; // Configure Port B as output
    while (1)
    {
        for (x = 0; x < 5; x++)
            DACDATA = wavevalues [x];
        Delay (200);
    }
}
void Delay(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<1275; i++)
        for(j=0; j<cnt; j++);
}
```

**Q.9 Draw and explain the interfacing of temperature sensor with PIC18.**

**Ans. :** LM35 is a temperature sensor that can measure temperature in the range of  $-55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ .

- It is a 3-terminal device that provides an analog voltage proportional to the temperature. The higher the temperature, the higher is the output voltage.
- The output analog voltage can be converted to digital form using ADC so that a microcontroller can process it.

**Fig. Q.9.1 shows the circuit connection for temperature sensor LM35 with PIC18 microcontroller.**



**Fig. Q.9.1 Sensor Interface with PIC18F458**

- The A/D has 10-bit resolution with 1024 steps. The LM35 output voltage increases by 10 mV for each  $^{\circ}\text{C}$  increase in its temperature. Now if we use step size of 10 mV the output voltage will be 10.24 V for full scale output. This output voltage

is not acceptable and hence we have to reduce the step size. If we use step size of 2.5 mV, the output voltage will be  $1024 \times 2.5 \text{ mV} = 2.56 \text{ V}$  for full scale output. This output will be acceptable and hence we have to set  $V_{ref} = 2.56 \text{ V}$  to set step size = 2.5 mV. Due to this adjustment, the binary output number for the A/D is 4 times the real temperature (10 mV/4 mV = 4). We can scale down the binary output by dividing it by 4 to get real number for temperature.

- IN4728 zener diode is used to fix the voltage across the 10 k pot at 2.56 V.

**Q.10** Write PIC18 C code for reading the temperature for the circuit shown in Fig. Q.9.1 and displaying output on Port D for the

Ans. :

```
#include <p18f458.h>
void main(void)
{
    Unsigned char Byte_L, Byte_H;
    TRISD = 0; // Configure Port D as output
    TRISAbits.TRISA0 = 1; // Configure RAO pin as input for analog
    // input
    TRISAbits.TRISA3 = 1; // Configure RA3 pin as input for  $V_{ref}$  input
    ADCON0 = 0x81; //  $F_{osc}/64$ , Channel 0, A/D ON
    ADCON1 = 0XC1; // Result right justified, AN0 = Analog input,
    Fosc/64, AN3 = + $V_{ref}$ 
    while(1)
    {
        Delay(1);
        // Wait for required
        // acquisition time
        ADCON0bits.GO = 1;
        while(ADCON0bits.DONE == 1); // Wait for the conversion
        Byte_L = ADRESL; // Save lower byte
        // of result
        Byte_H = ADRESH;
        // Save higher byte
        // of result
    }
}
```

**Q.11** What are the features of DS1306 RTC?

[PPU : May-16, Dec-22, Marks 4]

Ans. : The features of DS1306 RTC are :

- The DS1306 Serial Alarm Real Time Clock provides a full BCD clock/calendar which is accessed via a simple serial interface.
- The clock/calendar provides seconds, minutes, hours, day, date, month and year information. The end of the month date is automatically adjusted for months with less than 31 days, including corrections for leap year.
- The clock operates in either the 24-hour or 12-hour format with AM/PM indicator.
- It has 96 byte nonvolatile RAM for data storage.
- It has two Time of Day Alarms - programmable on combination of seconds, minutes, hours and day of the week.
- It has 1 Hz and 32.768 KHz clock outputs.
- Its serial interface supports Motorola Serial Peripheral Interface (SPI) serial data ports or standard 3-wire interface.
- It has burst Mode for reading/writing successive addresses in clock/RAM.
- It offers dual power supplies as well as a battery input pin.


```
Byte_L >>= 2;
Byte_L &= 0x3F;
Byte_H <<= 6;
Byte_H &= 0xC0;
PORTD = Byte_L | Byte_H
// Shift left by 2-bits
// mask the upper 6-bits
// mask the lower 6-bits
```

Processor Architecture

Processor supplies support a programmable trickle charge circuit which allows a rechargeable energy source to be used for a backup supply.

- The  $V_{BAT}$  pin allows the device to be backed up by a non-rechargeable battery.
- The  $V_{BAT}$  pin voltage ranges : 2.5 - 5.5 volt operation or optional 2.0 - 5.5 volt full operation.
- It has two operating temperature range - 40 °C to + 85 °C.
- It is available in space efficient 16-pin TSSOP package.

- Q.12 Explain the pin diagram of DS1306 RTC ?** [SPPU : Dec.-22, Marks 3]
- Ans. : Fig. Q.12.1 shows the pin diagram of DS1306.



**Fig. Q12.1 Pin diagram of DS1306**

V<sub>CC1</sub> - DC power is provided to the device on this pin. V<sub>CC1</sub> is the primary power supply.

- V<sub>CC2</sub> - This is the secondary power supply pin. In systems using the trickle charger, the rechargeable energy source is connected to this pin.
- $V_{BAT}$  - Battery input for any standard 3 volt lithium cell or other energy source.
- V<sub>CCF</sub> (Interface Logic Power Supply Input) - The V<sub>CCF</sub> pin allows the DS1306 to drive SDO.

Processor Architecture

SERMODE - pin offers the flexibility to choose between two serial interface modes.

- When connected to GND, standard 3-wire communication is selected.
- When connected to VCC, Motorola SPI communication is selected.

- SCLK (Serial Clock Input) - SCLK is used to synchronize data movement on the serial interface for either the SPI or 3-wire interface.
- SDI (Serial Data Input) - When SPI communication is selected, the SDI pin is the serial data input for the SPI bus. When 3-wire communication is selected, this pin must be tied to the SDO and SDO pins function as a single I/O pin when tied together.

#### • SDO (Serial Data Output) -

When SPI communication is selected, the SDO pin is the serial data output for the SPI bus. When 3-wire communication is selected, this pin must be tied to the SDI pin (the SDI and SDO pins function as a single I/O pin when tied together).

#### • CE (Chip Enable) -

The Chip Enable signal must be asserted high during a read or a write for both 3-wire and SPI communication.

#### • INT0 (Interrupt 0 Output) -

This pin is an active low output of the DS1306 that can be used as an interrupt input to a processor. It can be programmed to be asserted by Alarm 0. The INT0 pin is an open drain output and requires an external pull-up resistor.

- 1 Hz (1 Hz Clock Output) - The INT1 pin provides a 1 Hz squarewave output.


#### • INT1 (Interrupt 1 Output) -

The INT1 pin is an active high output of the DS1306 that can be used as an interrupt input to a processor. The INT1 pin can be programmed to be asserted by alarm 1.

- X<sub>1</sub>, X<sub>2</sub> - Connections for a standard 32.768 KHz quartz crystal.

**Q.13** Draw the block diagram of DS1306 RTC?

**Ans. :** Fig. Q13.1 shows the simplified block diagram of DC1306 RTC.



**Fig. Q13.1 Block diagram of DC1306 RTC**

**Q.14** Draw and explain the RAM address map for the RTC DS1306.

**Ans. :** Fig. Q14.1 shows the address map for the RTC DS1306.

Address	Function	Range
00H	00H - 80H	10 Sec
01H	81H - 88H	10 Min
02H	82H - 85H	10 Hr
03H	83H - 84H	10 Day
04H	85H - 86H	10 Month
05H	87H - M	10 Year
06H	M - 10 Sec alarm	Sec alarm
07H	M - 10 Min alarm	Min alarm
08H	M - 10 Hr alarm	Hour alarm
09H	M - 10 Sec alarm	Sec alarm
0AH	M - 10 Min alarm	Min alarm
0BH	M - 10 Hr alarm	Hour alarm
0CH	M - 10 Min alarm	Min alarm
0DH	M - 10 Hr alarm	Hour alarm
0EH	M - 10 Min alarm	Min alarm
0FH	0FH - 8FH	Control register
10H	90H - 99H	Status register
11H	91H - 92H	Trickle charger register
12H - 1FH	92H - 9FH	Reserved
FFH	Write addresses only	

**Fig. Q14.1 RAM address map of DS1306**

**Q.15** Write a note on real time clock registers.

**Ans. :** The real time clock registers are illustrated in Fig. Q15.1.

Data is written to the RTC by writing to the RAM by address locations 00H to FFH. RTC data is read by writing to locations 80H to FFH and RAM data is read by reading address locations 00H to FFH.

The real time clock registers are illustrated in Fig. Q15.1.

Range for alarm registers does not include mask 'M' bit.

**Fig. Q15.1 Real time clock registers**

- The time calendar and alarm are set or initialized by writing the appropriate register bytes.

Note that some bits are set to zero. These bits will always read 0 regardless of how they are written. Also note that registers 12h to 1Fh (read) and registers 92h to 9Fh are reserved. These registers will always read 0 regardless of how they are written.

- The contents of the time, calendar, and alarm registers are in the Binary-Coded Decimal (BCD) format.

The DS1306 can be run in either 12-hour or 24-hour mode. Bit 6 of the hours register is defined as the 12 or 24 hour mode select bit. When high, the 12-hour mode is selected.

The DS1306 contains two time of day alarms. Time of Day Alarm 0 can be set by writing to registers 87h to 8Ah. Time of Day Alarm 1 can be set by writing to registers 8Bh to 8Eh. Bit 7 of each of the time of day alarm registers are mask bits. When all of the mask bits are logic 0, a time of day alarm will only occur once per week when the values stored in timekeeping registers 0h to 1Ch match the values stored in the time of day alarm registers. An alarm will be generated every day when bit 7 of the day alarm register is set to a logic 1. An alarm will be generated every hour when bit 7 of the day and hour alarm registers is set to a logic 1. Similarly, an alarm will be generated every minute when bit 7 of the day, hour, and minute alarm registers is set to a logic 1. When bit 7 of the day, hour, minute, and seconds alarm registers is set to a logic 1, alarm will occur every second.

#### Q.16 List the special purpose registers of DS 1306.

Ans. : The DS1306 has three special purpose registers. Control register, Status register and Trickle charger register that control the real time clock, interrupts and trickle charger.

- Q.17 Explain the control register of DS1306.**

Ans. : Fig. Q17.1 shows the bit pattern for the control register.

Control register has an address 0FH for read and 8FH for write.																				
<table border="1"> <thead> <tr> <th>BIT7</th> <th>BIT6</th> <th>BIT5</th> <th>BIT4</th> <th>BIT3</th> <th>BIT2</th> <th>BIT1</th> <th>BIT0</th> <th>WP</th> <th>AIE0</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>1 Hz</td> <td>INT0</td> <td>0</td> <td>1</td> </tr> </tbody> </table>	BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	WP	AIE0	0	0	0	0	0	0	1 Hz	INT0	0	1
BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	WP	AIE0											
0	0	0	0	0	0	1 Hz	INT0	0	1											

Fig. Q17.1 Bit pattern for the control register

- WP (Write Protect)** - Up on power-up this bit is undefined. Therefore, before any write operation to the clock or RAM, this bit must be logic 0. When high, the write protect bit prevents a write operation to any other register and the WP bit prevents a bit in the control register that can be written.

**• 1 Hz (1 Hz output enable)** - This bit controls the 1 Hz output. When this bit is a logic 1, the 1 Hz output is enabled. When this bit is a logic 0, the 1 Hz output is high Z.

**• AIE0 (Alarm Interrupt Enable 0)** - When set to a logic 1, this bit permits the Interrupt 0 Request Flag (IRQF0) bit in the status register to assert INT0. When the AIE0 bit is set to logic 0, alarm 0 interrupt is disabled.

**• AIE1 (Alarm Interrupt Enable 1)** - When set to a logic 1, this bit permits the Interrupt 1 Request Flag (IRQF1) bit in the status register to assert INT1. When the AIE1 bit is set to logic 0, alarm 1 interrupt is disabled.

#### Q.18 Explain the status register of DS1306.

Ans. : Fig. Q18.1 shows the bit pattern for the status register. Is a read only register. Status register has an address 10H for read.

BIT7	BIT6	BIT5	BIT4	BIT3	BIT2	BIT1	BIT0	IRQF0	IRQF1
0	0	0	0	0	0	0	0	IRQF0	IRQF1

Fig. Q18.1 Bit pattern for the status register

- IRQF0 (Interrupt 0 Request Flag)** - A logic 1 in the Interrupt Request Flag bit indicates that the current time has matched the Alarm 0 registers. If the AIE0 bit is also a logic 1, the INT0 pin

Processor Architecture

Q.19 Explain the PIC18 interfacing to DS1306 using MSSP module (SPI mode).

Ans. :

- The SPI mode of serial communication is selected by connecting the SERMODE pin to VCC. Four pins are used for the SPI. The four pins are the SDO (Serial Data Out), SDI (Serial Data In), CE (Chip Enable), and SCLK (Serial Clock). The DS1306 is the slave device in an SPI application, with the microcontroller being the master.

- The master Synchronous Serial Port (MSSP) module of PIC18 supports SPI bus protocol. Fig. Q19.1 shows the interfacing of DS1306 with PIC18 microcontroller. As shown in Fig. Q19.1, pins RC2, RC3, RC4 and RC5 are designated to CE, SCLK, SDI and SDO, respectively.




Fig. Q.19.1 Interfacing of DS1306 with PIC18 microcontroller

Processor Architecture

Three registers are associated with SPI of MSSP module. These are SSPBUF, SSPCON1 and SSPSTAT. These are transfer operation a byte of data is placed in SSPBUF. The register is used to select SPI mode operation of the PIC18. The SSPEN bit in the SSPCON1 register is set to logic 1 to allow the use of the PIC18 pins for SPI data bus protocol. The bits SSPM3:SSPM0 of SSPCON1 register are used to select SPI master mode. See Fig. Q.19.2


| RW <sub>0</sub> |
|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| bit 7           |                 |                 |                 |                 |                 |                 | bit 0           |

Bit 3-0 SSPM3:SSPM0 : Synchronous Serial Port Mode Select bits  
0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin

0110 = SPI Master mode, clock = SCK pin, SS pin control enabled  
0011 = SPI Master mode, clock = FOSC/64  
0001 = SPI Master mode, clock = FOSC/16  
0000 = SPI Master mode, clock = FOSC/4

After the selection of SSPCON1, it is necessary to select the proper bits for timing in the SSPSTAT register in Fig. Q19.3.

Fig. Q.19.2



**bit 7 SMP :** Sample bit

SPI Master mode :

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

**SPI Slave mode :**

SPI Master mode when SPI is used in Slave mode.

**CKE :** SPI Clock Edge Select bit

**bit 6 CKE :** SPI Clock Edge Select bit

1 = Transmit occurs on transition from active

to Idle clock state

0 = Transmit occurs on transition from Idle

to active clock state.

**bit 0 BF :** Buffer Full Status bit (Receive mode only)

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

**Note :** Other bits of SSPSTAT register are used for I<sup>2</sup>C module

Fig. Q.19.3

Q.20 Write a program in PIC18 C to set the time 18:50:32 in 24 hour clock mode and date for the DS1306 interface shown in Fig. Q.19.1.

**Ans. :**

```

#include <p18f458.h>
unsigned char SPI (unsigned char);
void DELAY (int ms);
void main()
{
    SSPSTAT = 0;           // Read at middle of data output time
                           // and send on transition from Idle
                           // to active clock state
    SSPCON1 = 0x22;        // Enable Synchronous Serial Port
                           // Set SPI Master mode, clock = FOSC/64
    TRISC = 0;             // Make Port C output
                           // except SDI
    TRISCBITS.TRISCB4 = 1; // and RX
    PORTCbits.RC2 = 1;     // enable the RTC
    DELAY(1);              // wait for 1 ms
}
  
```

```

// load control register address
SPI (0x80);
PORTCbits.RC2 = 0; // end of single byte write
// wait for 1 ms
SPI (0x50); // begin multi-byte write
PORTCbits.RC2 = 1; // load seconds register address
// 32 seconds
SPI (0x32); // 50 minutes
SPI (0x18); // 24-hour clock at 18 hours
SPI (0x00); // Monday
SPI (0x20); // 20th day of month
SPI (0x03); // March
SPI (0x23); // 2023
SPI (0x23); // end of multi-byte write
PORTCbits.RC2 = 0; // wait for 1 ms
DELAY(1);
// SPI Write/Read subroutine
unsigned char SPI (unsigned char myByte)
{
    SSPBUF = myByte; // load SSPBUF for transfer
    while (!SSPSTATbits.BF); // wait for all bits
    return SSPBUF; // return with received byte
}

// SPI Read / Write subroutine
unsigned char SPI (unsigned char D_BYTE)
{
    SSPBUF = D_BYTE; // load SSPBUF with data to be
                      // transferred
    while(!SSPSTATbits.BF); // wait for transfer
    return SSPBUF; // return with received byte
}

Delay subroutine
void DELAY (unsigned int)
{
    unsigned int i, j;
    for(i=0; i<t; i++)
        for(j=0; j<165; j++)
            ; // do nothing
}
  
```

### Q.21 What are the features of DS1307 RTC?


[SPPU : May-16, Marks 4]

**Ans. :** The features of DS1307 RTC are :

1. It counts seconds, minutes, hours, date of the month, month, day of the week, and year with leap-year compensation, month, day valid up to 2100.
2. It has 56-byte, battery-backed, nonvolatile (NV) RAM for data storage.
3. It supports I<sup>2</sup>C, two-wire serial interface.
4. It has a programmable square wave output signal.
5. It has automatic power-fail detect and switch circuitry.
6. It consumes less than 500 nA in battery backup mode with oscillator running.
7. It has wide operating temperature range: - 40 °C to + 85 °C.
8. It is available in 8-pin DIP or SOIC.

### Q.22 Explain the pin diagram of DS1307 RTC.

**Ans. :** The RTC DS1307 is 8 pin IC.



**Fig. Q.22.1 DS1307 RTC pin diagram**

- The RTC DS1307 uses external crystal of frequency 32.768 kHz, so we need to connect crystal with 32.768 kHz to X1 and X2 pin.
- Connect 3 volt CMOS battery to V<sub>BAT</sub> pin. RTC DS1307 has inbuilt mechanism to detect 5 volt V<sub>CC</sub>, if external 5 volt V<sub>CC</sub> is not there, then it takes the supply from 3 volt CMOS battery.
- The SDA (Serial Data) and SCL (Serial Clock) pins are I<sup>2</sup>C serial communication pins which are used to connect with microcontroller's I<sup>2</sup>C pins.

**Ans. :** SQW/OUT pin is square wave output driver. The SQW/OUT pin outputs one of four square-wave frequencies 1 Hz, 4 kHz, 8 kHz or 32 kHz by setting internal register bits.

### Q.23 What is timekeeper register?


**Ans. :** Generally, while using RTC (Real Time Clock) need to set current time and date in RTC first time, we updating these values in seconds. In RTC DS1307, after setting time and date in the Timekeeper Register, we can set this date value, RTC DS1307 keeps updating it in seconds so we will get updated time later.

The content of Timekeeper registers is in BCD (Binary Coded Decimal value) format.

Once we set the value of these registers, they will keep updating themselves, and we can read these registers to get updated values.

### Q.24 Draw the interfacing diagram of DS1307 (RTC) with PIC18.

[SPPU : May-15, 16, Dec. 15, 16 Marks 4]



**Fig. Q.24.1 Interfacing DS1307 (RTC) with PIC18**

Processor Architecture


**Q.25 Explain the operating modes of DS1307.**

**Ans. :** The DS1307 can operate in the following two modes :

1. Slave Receiver Mode (Write Mode)
2. Slave Transmitter Mode (Read Mode)

**Slave Receiver Mode (Write Mode)**

- Serial data and clock are received through SDA and SCL.
- After each byte is received an acknowledge bit is transmitted.
- START and STOP conditions are recognized as the beginning and end of a serial transfer.
- Hardware performs address recognition after reception of the slave address and direction bit as shown in Fig. Q25.1.




**Fig. Q.25.1 Data write-slave receiver mode**

- The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit DS1307 address, which is 1101000, followed by the direction bit ( $R/\bar{W}$ ), which for a write is 0.
- After receiving and decoding the slave address byte, the DS1307 outputs an acknowledge on SDA.
- After the DS1307 acknowledges the slave address + write bit (1101000 + 0 = 1101 1000 = D0H), the master transmits a word address to the DS1307. This sets the register pointer on the DS1307, with the DS1307 acknowledging the transfer.

**Slave Transmitter Mode (Read Mode)**

- The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed.
- The DS1307 transmits serial data on SDA while the serial clock is input on SCL.
- START and STOP conditions are recognized as the beginning and end of a serial transfer as shown in Fig. Q25.2.



**Fig. Q.25.2 Data read-slave transmitter mode**

- The slave address byte is the first byte received after the START condition is generated by the master. The slave address byte contains the 7-bit DS1307 address, which is 1101000, followed by the direction bit ( $R/\bar{W}$ ), which is 1 for a read.
- After receiving and decoding the slave address byte, the DS1307 outputs an acknowledge on SDA.
- After the DS1307 acknowledges the slave address + write bit (1101000 + 0 = 1101 1000 = D0H), the master begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer.

- The register pointer automatically increments after each byte are read. The DS1307 must receive a Not Acknowledge to end a read.
- We will set the RTC clock and calendar values in 1st step and in 2nd step, we will read these values.

**Q.26 Explain the programming steps for RTCDS1307.**

Ans. : Initially, while using RTC first time, we have to set the clock and calendar values, then RTC always keeps updating this clock and calendar values.

- We will set the RTC clock and calendar values in 1st step and in 2nd step, we will read these values.

**Step 1 : Setting Clock and Calendar to RTC DS1307**

- In RTC coding, we require the first RTC device address (slave address) through which the microcontroller wants to communicate with the DS1307.
- DS1307 RTC device address is 0xD0  
(Address : 110 1000 + Direction bit : 0).
- Initialize I<sup>2</sup>C in PIC18F458.
- Start I<sup>2</sup>C communication with device writes address i.e. 0xD0.
- Then, Send the Register address of Seconds which is 0x00, then send the value of seconds to write in RTC. RTC address gets auto-incremented so next, we only have to send the values of minutes, hours, day, date, month, and year.
- And stop the I<sup>2</sup>C communication.

**Step 2 : Reading Time and Date value from RTC DS1307**

- In the second step, we will read the data from the RTC, i.e. second, minute, hours, etc.
- Start the I<sup>2</sup>C communication with device writes address i.e. 0xD0.
- Then write the register value from where we have to read the data (we read from location 00 i.e. read the second).
- Then send repeated start with device read address i.e. 0xD1  
(Address : 110 1000 + Direction bit : 1).




Fig. Q.27.1

**Q.27 Interface DS1307 RTC chip with PIC18F458 using I<sup>2</sup>C and display date and time on LCD.**

Ans. : Fig. Q.27.1 shows the interfacing of DS1307 RTC and LCD with PIC18F458 microcontroller to display date and time on LCD.

- Now read the data with acknowledgement from location 00.
- for reading the last location always read with the negative acknowledgement, then the device will understand this is the last data to read from the device.
- For read next byte, the location of the register address will get auto-incremented.

七

```

#include<P18F458.h>
#define LCDPORTD PORTD // LCD data pins
#define RS PORTBbits.RE0 // RS pin of LCD
#define RW PORTBbits.RE1 // RW pin of LCD
#define EN PORTBbits.RE2 // EN pin of LCD

void LCD_Init();
void LCD(unsigned char, unsigned char);
void LCD(unsigned char *str)
void I2C_Init();
char I2C_Start(char slave_write_address)
char I2C_Stop();
void I2C_Ack()
void I2C_Nack()
char I2C_send(unsigned char data)
unsigned char I2C_read(void);
unsigned char RTC1307_read(unsigned char address);
unsigned char BCD2Upperch(unsigned char bcd)
unsigned char BCD2Lowerch(unsigned char bcd)
void DELAY (unsigned int);
unsigned char sec, min, hour, date, month, year;

void I2C_Init()
{
    TRISBbits.TRISC3 = 1; // SCL direction input
    TRISBbits.TRIS4 = 1; // SDA direction input
    SSPCON1 = 0x28; // Enable serial mode and select I2C
    SSPSTAT = 0x80; // Slew rate disabled, other bits are
                    // cleared
    // For Fosc 10 MHz, Required
    // Bit Rate = 100 kHz
    // SSPADD = (10 MHz/(4 * 100 kHz) - 1
    // = 24 = 0x18
    PIR1bits.SSPIE = 1; // Enable SSPIF interrupt
}

SSPCON2 = 0; // Clear to reset state
SSPCON2bits.SEN=1; // Send start pulse to the slave device
while(SSPCON2bits.SEN); // Wait for completion of start pulse
SSPFIF=0; // Check whether START start bit is
if(SSPSTATbits.S) // detected or not.
{
    return 0; // if not Return 0 to indicate start failed
}
return (I2C_send(slave_write_address)); // Write slave device address with write
// to communicate
}

void I2C_Stop()
{
    I2C_Ready(); // End of communication
    SSPCON2bits.PEN = 1; // Stop communication
    while(SSPCON2bits.PEN); // Wait for end of stop pulse
}

void I2C_Ack()
{
    SSPCON2bits.ACKDT=0; // Acknowledge data 1:NACK, 0:ACK
    SSPCON2bits.ACKEN=1; // Enable ACK to send
    while(SSPCON2bits.ACKEN);
}

void I2C_Nack()
{
    SSPCON2bits.ACACKT=1; // Acknowledge data 1:NACK, 0:ACK
    SSPCON2bits.ACKEN=1; // Enable ACK to send
    while(SSPCON2bits.ACKEN);
}

void I2C_Ready()
{
    SSPCON2bits.ACACKT=0; // Acknowledge data 1:NACK, 0:ACK
    SSPCON2bits.ACKEN=1; // Enable ACK to send
}

```

Processor Architecture

```

} // Wait for operation complete
// Clear SSPIF interrupt flag
{
    while(SSPIF=0);

    char I2C_send(unsigned char data)
    {
        SSPBUF = data; // Write data to SSPBUF
        I2C_Ready(); // Check for acknowledge bit
        if (SSPCON2bits.ACKSTAT) // If ACKSTAT = 1
            return 1; // Return 1 if ACK was received
        else
            return 2; // Return 2 if ACK was not received
    }

    char I2C_Read(char flag)
    {
        unsigned char buffer;
        SSPCON2bits.RCEN=1; // Enable receive
        while(ISSSTATbits.BF); // Wait for buffer full flag which will
        // be set when byte is received
        buffer=SSPBUF; // Copy SSPBUF to buffer
        if(flag==0) // If flag = 0 then send ACK
            I2C_Ack(); // Send acknowledgment to continue
        // reading
        else
            I2C_Nack(); // Send negative acknowledgment
        I2C_Ready(); // after read to stop reading
        return(buffer);
    }
}

LCD_Init()
{
    LCD(0x38, 0); // Initialize LCD 2 lines, 5 x 7 matrix
    DELAY(250);
    LCD(0x0E, 0); // Display On, cursor On
    DELAY(15);
    LCD(0x01, 0); // Clear LCD
    DELAY(15);
}

```

```

LCD (0x06, 0); // Shift cursor right
DELAY (15);
{
    LCDdata = value; // put the value on the pins
    RS = flag; // RS = 0 for LCD command
    // and RS = 1 for LCD data
    RW = 0;
    EN = 1; // strobe the enable pin
    DELAY(1);
    EN = 0; // Make high to low Pulse
    // to latch data
}

void LCD_str (unsigned char *str)
{
    while (*str)
    {
        LCD (*str++, 1);
    }
}

void DELAY(unsigned int cnt)
{
    unsigned int i, j;
    for(i=0; i<cnt; i++)
        for(j=0; j<165; j++);
}

unsigned char RTC1307_read(unsigned char address)
{
    unsigned char temp;
    I2C_start();
    I2C_send(0xD0);
    I2C_send(address);
    I2C_restart();
    I2C_send(0xD1);
    temp = I2C_read();
}

```

```

processor.Architecture
I2C_send(0xD0);
I2C_send(0x00);
I2C_stop(); //Start the clock and set seconds hand to zero
}

unsigned char BCD2Upperch(unsigned char bcd)
{
    unsigned char temp;
    temp = bcd >> 4;
    temp = temp | 0x30;
    return (temp);
}

```

```

unsigned char BCD2Lowerch(unsigned char bcd)
{
    unsigned char temp;
    temp = bcd & 0x0F;
    temp = temp | 0x30;
    return (temp);
}

```

```

void main()
{
    // Configure Port D as output
    TRISD = 0;
    LCD_Init();
    I2C_Init();
    I2C_Start();
    I2C_Send(0xD0);
    I2C_Send(0x00);
    I2C_Send(0x80);
    // Write to seconds register disabling CH bit,
    // ie Stop Oscillator
    I2C_Send(0x00);
    // Reset Minutes register to zero
    I2C_Send(0x11); // Hour
    I2C_Send(0x01); // Sunday
    I2C_Send(0x11); // 11 Date
    I2C_Send(0x07); // 7 July
    I2C_Send(0x15); // 2015
    I2C_Stop();
    I2C_Start();
}

```

```

processor.Architecture
I2C_send(0xD0); // Set VREF to 0V
I2C_send(0x00); // Start the clock and set seconds hand to zero
I2C_stop(); // Stop the I2C protocol
while(1)
{
    sec = RTC1307_read(0x00);
    min = RTC1307_read(0x01);
    hour = RTC1307_read(0x02);
    date = RTC1307_read(0x04);
    month = RTC1307_read(0x05);
    year = RTC1307_read(0x06);
    LCD(0x80, 0); //Display time on line 1, position 1
    LCD_Str("Time : ");
    LCD(BCD2Upperch(hour), 0);
    LCD(BCD2Lowerch(hour), 0);
    LCD(BCD2Upperch(min), 0);
    LCD(BCD2Lowerch(min), 0);
    LCD(':', 0);
    LCD(' ', 0);
    LCD(Str("Date: "));
    LCD(BCD2Upperch(date), 0);
    LCD(BCD2Lowerch(date), 0);
    LCD(' ', 0);
    LCD(BCD2Upperch(month), 0);
    LCD(BCD2Lowerch(month), 0);
    LCD('/', 0);
    LCD(BCD2Upperch(year), 0);
    LCD(BCD2Lowerch(year), 0);
    DELAY(1000);
}

```

#### 9.4 : Interfacing of EEPROM using SPI with PIC.

**Q.28 Write a note on EEPROM interfacing with PIC.**

**Q.28 Write a note on 25XX040A is a 512-byte (4 kbit) Serial EEPROM.**

**Ans :** The 25XX040A is a 512-byte (4 kbit) Serial EEPROM designed to interface directly with the Serial Peripheral Interface (SPI) part of many of today's popular microcontroller families, including PIC microcontrollers.

- The memory is accessed via a simple Serial Peripheral Interface (SPI) compatible serial bus.
- The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines.
- Access to the device is controlled through a Chip Select (CS) input.
- Communication to the device can be paused via the hold pin (HOLD).

(Fig. Q.28.1 shows pin diagram for 25XX040A and Table Q.28.1 shows the pin functions.




Fig. Q.28.1 Pin diagram

Name	Function
CS	Chip Select Input
SO	Serial Data Output
WP	Write-Protect
VSS	Ground
SI	Serial Data Input
SCK	Serial Clock Input
HOLD	Hold Input
VCC	Supply Voltage

Table Q.28.1 Pin functions

**Q.29 List the instruction set of 25XX040A EEPROM.**

**Ans :**

Instruction Name	Instruction Format	Description
READ	0 000 A <sub>8</sub> 011	Read data from memory array beginning at selected address
WRITE	0 000 A <sub>8</sub> 010	Write data to memory array beginning at selected address
WREN	0 000 x100	Reset the write enable latch (enable write operations)
RDSR	0 000 x101	Read STATUS register
WRSR	0 000 x001	Write STATUS register

**Note :** A<sub>8</sub> is the 9<sup>th</sup> address bit, which is used to address the entire 512 byte array.

X = don't care

Table Q.29.1 Instruction set

**Q.30** Explain the read sequence of 25XX040A EEPROM.

Ans. : The device is selected by pulling  $\overline{CS}$  low. The 8-bit READ instruction is sent to the slave during the instruction sequence. This is illustrated in Fig. Q.30.1.




Fig. Q.30.1 Read sequence

- After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin.

- Data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses to the slave. The internal address pointer is automatically incremented to the next higher address after each byte of data is shifted out.
- When the highest address is reached (1FFh), the address counter rolls over to address 000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the  $\overline{CS}$  pin.

#### Q.31 Explain the write sequence of 25XX040A EEPROM.

Ans. : Before any attempt to write data to the 25XX040A, the write enable latch must be set by issuing the WREN instruction. This is done by setting  $\overline{CS}$  low and then clocking out the proper instruction into the 25XX040A. After all eight bits of the instruction are transmitted,  $\overline{CS}$  must be driven high to set the write enable latch.

- After setting the write enable latch, the user may proceed by driving  $\overline{CS}$  low, issuing a write instruction, followed by the remainder of the address, and then the data to be written. Keep in mind that the Most Significant address bit (A8) is included in the instruction byte for the 25XX040A. This is illustrated in Fig. Q.31.1.




Fig. Q.31.1 Write sequence

- EEPROM is divided into pages. Each page is of 16 bytes. Physical page boundaries start at addresses that are integer multiples of the page buffer size (16 bytes). So if starting write address is integer multiple of the page buffer size, we can write 16 bytes in one write cycle.

- Suppose a page write command attempts to write across a physical page boundary. In that case, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there).

#### Q.32 Write a note on RDSSR.

Ans. : The Read Status Register instruction (RDSSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows :

Processor Architecture	9 - 42	PIC Interfacing - III
7	6	5
4	3	2
3	W/R	W/R
2	R	R
1	WEL	WIP
0		

W/R = writeable / readable, R = Read only

Fig. Q.32.1 Status register

- The Write-In-Process (WIP) bit indicates whether the 25XX040A is busy with a write operation. When set to a '1', a write is in progress, when set to a '0', no write is in progress. This bit is read-only.

- The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a '1', the latch allows writes to the array, when set to a '0', the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register.
- The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected.

### Q.33 Draw and explain the interfacing of SPI EEPROM with PIC18xxx microcontroller.

Ans. : SPI allows 8-bit of data to be synchronously transmitted and received simultaneously.




Fig. Q.33.1 Interfacing between master and slave

- Master select devices using the SS (Slave Select) line.
- The PIC18Fxxx is connected to the SPI memory, as shown in Fig. Q.33.2. The Chip Select signal ((CS)) is pulled low during communication. It cannot be permanently tied low, even if only one memory is used, because the low-high transition of (CS) latches in data. (HOLD) and (WP) (Write Protect) can be useful in some instances.
- A clock (SCK), is generated by the master device. It controls when and how quickly data is exchanged between the two devices.

- Data leaving the master is put on the SDO (Serial Data Output) line and data entering the master enters via the SDI (Serial Data Input) line.
- A clock (SCK), is generated by the master device. It controls when and how quickly data is exchanged between the two devices.




Fig. Q.33.2 PIC18Fxxx connection to the SPI memory

### Q.34 Explain the purpose of registers associated with SPI module of PIC18F458.

Ans. : MSSP (Master synchronous serial port) module inside the Pic MCU supports the SPI protocol. Four registers are associated with SPI of the MSSP module of PIC18F458, which are :

- SSPCON1 (Synchronous Serial Port Control Register)
- SSPCON2 (Synchronous Serial Port Control Register)
- SSPBUF (Synchronous Serial Port Buffer Register)
- SSPSTAT (Synchronous Serial Port Status Register)

## Current Trends in

10

## 10.1 : RISC Design Philosophy

- Q.1 List the features of RISC processor.**

Ans. : RISC is an acronym for Reduced Instruction Set Computer.

  - It is intended as a contrast with CISC machines which are Complex Instruction Set Computers.
  - Most RISC processors use hardwired control.
  - The most of the RISC processors use 32-bit instructions.
  - They have very few instructions.
  - The instructions are predominantly register-based.
  - The limited (3 to 5) addressing modes are used by these processors.
  - The memory access cycle is broken into pipelined access operations.
  - This involves the use of caches and working registers.
  - A large register file and separate instruction and data caches are used. This benefits internal data forwarding and eliminates unnecessary storage of intermediate results.
  - Using hardwired control, the clock Cycles Per Instruction (CPI) of having all instructions of equal size.
  - RISC architecture is used in ARM cores.

## Q.2 Explain major design rules.

PISC processors follow

**Ans. : RISC.** RISC processor provides limited instructions.

1. **Instruction**:  
Reduced number of instructions, which simplifies the design. of control unit.  
**Simple instruction format** : RISC processor uses simple instruction format. The instruction length is aligned on word boundaries. Field locations, especially opcodes are aligned on word boundaries.

This architecture provides following benefits :  
This architecture provides following benefits :  
fixed.

- With fixed fields, addressing can occur simultaneously.
  - It simplifies the design of control unit.
  - Instruction fetching is optimized since word-length units are fetched.

**Hardwired Instructions :** With simple, one-step instructions, there is no need for microinstructions. The machine instructions can be hardwired. These instructions are executed faster than the instructions implemented with microinstructions, since it is not necessary to access a microprogram control memory during instruction execution.

**One instruction per cycle :** RISC processor execute one instruction in a single cycle. In RISC processors, there is an one instruction per machine cycle. A machine cycle is defined to be the time it takes to fetch two operands from registers, performs an ALU operation, and stores the result in a register. Due to this, RISC machines instructions are not complicated and can execute about as fast as microinstructions on CISC machines.

- Recall the concept of pipelining. The CPU contains several independent units that work in parallel. One of them fetches the instructions, and other ones decode and execute them. At any

Instant, several instructions are in various stages of processing. All RISC processors provide this pipelining feature.

All rights reserved by the author.

In RISC processor most instructions are register to register. These

Instructions have the following two phases:

## Instruction Fetch (I)

- The instruction fetch phase fetches the instruction to be executed from memory and then execute phase performs an ALU operation with register input and output to execute the instruction.

- In case of load and store instructions, three phases are required :

#### Instruction fetch (I)

## ■ Executive (E)

- Here, also the instruction fetch phase fetches the instruction to be executed. In execution phase address of memory is calculated and in data transfer phase actual data is transferred from register-to-memory or from memory-to-register depending upon the instruction.

- The Fig. Q.2.1 shows that how these phases can be overlapped in RISC processors to achieve the pipelining. The Fig. Q.2.1 (a) shows the two-way pipelining and the Fig. Q.2.1 (b) shows the three way pipelining. [See Fig. Q.2.1 on next page]

- In two way instruction pipelining, I and E phases of two different instructions are performed simultaneously. In three way instruction pipelining, three instructions can be overlapped. Therefore, maximum execution rate in two way instruction pipelining is twice the normal execution rate and it is three times the normal execution rate in case of three way instruction

**Q.3 Glue comparison between RISC and CISC.**

Ans. :

Sr. No.	Characteristics	RISC	CISC
1.	Instruction size	Fixed	Varies
2.	Instruction length	4 bytes	1, 2, 3 or 4 bytes
3.	Number of instruction	Less	More
4.	Instruction decoding	Easy (quick) to decode	Serial (slow) to decode
5.	Instruction semantics	Almost always one simple operation	Varies from simple to complex; possibly many dependent operations per instruction
6.	Addressing modes	Complex addressing modes are synthesized in software.	Supports complex addressing modes.
7.	Instruction execution speed	Medium	Slow (depend on complexity of instruction)
8.	Instruction execution	By hardware. Simple instructions taking one cycle.	By microprogram. Complex instructions taking multiple cycles.
9.	Registers	Many, general purpose	Few, may be special purpose
10.	Memory references	Not combined with operations, i.e., load/store architecture	Combined with operations in many different types of instructions

(a) Two way instruction pipelining

(b) Three way instruction pipelining

Fig. Q.2.1

- Registers
  - Register to Register Operations : Risc processors have a large number of general purpose registers and they use efficient compiler technology to optimize register usage. It is the most important characteristics of RISC processor. This architecture encourages the optimization of register use, so that frequently accessed operands remain in high-speed storage.
  - Registers
  - Load-store architecture
  - RISC processors operate on data held in registers. Separate load and store instructions transfer data between the register bank and external memory.
- The advantage is that the use of data items which are held in the register does not need memory access.

Processor Architecture	10 - 6	Current Trends in Processor Architecture
Processor Architecture	Simple	Complicated
11. Hardware	Take the advantage of implementations with one pipeline and no microcode	Take the advantage of microcoded implementations
12. Hardware design focus	Rarely	Frequently
13. Memory access	Regular, consistent placement of fields	Field placement varies
14. Instruction format	Highly pipelined.	Not pipelined or less pipelined.
15. Pipelined	Can be based on a bit anywhere in memory.	Conditional jump is usually based on status register bit.
16. Conditional jump	Complicated	Simple
17. Compiler	ARM, 8051, ATMEL, AVR, etc.	Intel X86, Motorola 68000 series.
18. Examples		

### 10.2 : ARM Design Philosophy

Q4 List the features of RISC processors accepted by ARM processors. [SPPU : June-22, Marks 2]

Ans : The features of RISC which are accepted as well as rejected by ARM processors are :

- A large uniform register file
- A load-store architecture
- Simple addressing modes, with all load/store addresses being determined from register contents and instruction fields only.
- Uniform and fixed-length (32-bit) instruction fields.
- Three-address instruction formats.

processor Architecture	10 - 7	Current Trends in Processor Architecture
Q.5 List the features of RISC processors rejected by ARM processors. [SPPU : June-22, Marks 3]		

Ans. : The features of RISC which are rejected by ARM processors are :

- Register windows : The main problem with register windows is the large chip area occupied by the large number of registers. This feature is therefore rejected by ARM processors to reduce cost.
- Delayed branches : Original ARM does not use delayed branch since they make exception handling more complex.
- Single cycle execution of all instructions
- ARM processor executes most of the data processing instructions in a single cycle. However, many other instructions need multiple clock cycles for their execution.

### 10.3 : Introduction to ARM Processor

Q.6 Write a note on ARM nomenclature.

Ans. : ARM Nomenclature identifies individual processors and provides basic information about the feature set.

- The letters or words after "ARM" are used to indicate the features of a processor.

ARMxyzTDMIJF-S

- x - Family or series
- y - Memory Management/Protection Unit

- z - Cache
- T - 16 bit Thumb decoder
- D - JTAG Debugger
- M - Fast Multiplier
- I - Embedded In-circuit Emulator (ICE) Macrocell
- E - Enhanced Instructions for DSP (assumes TDMI)
- J - Jazelle (for accelerated JAVA execution)
- F - Vector Floating-point Unit

**Processor Architecture**

- S - Synthesizable Instruction Set :** ARM Processors support both the Thumb Instruction Set and 16-bit Thumb Instruction Set. The 32-bit ARM Instructions consist of 32-bit opcodes. The 16-bit which original 32-bit ARM Instructions consist of 32-bit binary pattern. The 16-bit Thumb turns out to be a 4-byte binary pattern. The 16-bit Thumb Instructions consist of 16-bit opcodes or 2-byte binary pattern to improve the code density.
- D - JTAG Debug :** JTAG is a serial protocol used by ARM to transfer the debug information between the processor and the test equipment.
- M - Fast Multiplier :** Older ARM Processors used a small and simple multiplier unit. This multiplier unit required more clock cycles to complete a single multiplication. With the introduction of Fast Multiplier unit, the clock cycles required for multiplication are significantly reduced and modern ARM Processors are capable of calculating a 32-bit product in a single cycle.
- I - Embedded ICE Macrocell :** ARM Processors have on-chip debug hardware that allows the processor to set breakpoints and watchpoints.
- E - Enhanced Instructions :** ARM Processors with this mode will support the extended DSP Instruction Set for high performance DSP applications. With these extended DSP instructions, the DSP performance of the ARM Processors can be increased without high clock frequencies.
- J - Jazelle :** ARM Processors with Jazelle Technology can be used in accelerated execution of Java bytecodes. Jazelle DBX or Direct Bytecode eXecution is used in mobile phones and other consumer devices for high performance Java execution without affecting memory or battery.
- F - Vector Floating-point Unit :** The Floating Point Architecture in ARM Processors provide execution of floating point arithmetic operations. The Dynamic Range and Precision offered by the

Floating Point Architecture in ARM Processors are used in many real time applications in the industrial and automotive areas.

- S - Synthesizable :** The ARM Processor Core is available as source code. This software core can be compiled into a format that can be easily understood by the EDA Tools. Using the processor source code, it is possible to modify the architecture of the ARM Processor.

**Q.7 Write a note on ARM architecture enhancements.**

Ans : Table Q.7.1 shows the significant architecture enhancements from the original architecture version 1 to the current version 6 architecture.

Revision	Example core implementation	ISA enhancement
ARMv1	ARM1	First ARM processor 26-bit addressing
ARMv2	ARM2	32-bit multiplier
ARMv2a	ARM3	On-chip cache Atomic swap instruction
ARMv3	ARM6 and ARM7DI	Coprocessor 15 for cache management
ARMv3M	ARM7TDMI	32-bit addressing Separate cpsr and spsr New modes-undefined instruction and abort MMU support-virtual memory Signed and unsigned long multiply instructions

Processor Architecture	10 - 10	Current Trends in Processor Architecture
ARMv4	StrongARM	Load-store instructions signed and unsigned for halfwords/bytes New mode-system Reserve SWI space for architecturally defined operations 26-bit addressing mode no longer supported
ARMv4T	ARM7TDMI and ARM9T	Thumb
ARMv5TE	ARM9E and ARM10E	Superset of the ARMv4T Extra instructions added for changing state between ARM and Thumb
ARMv6	ARM7EJ and ARM926EJ	Enhanced multiply instructions Extra DSP-type instructions Faster multiply accumulate Java acceleration
ARMv7EJ	ARM11	Improved multiprocessor instructions Unsigned and mixed endian data handling New multimedia instructions

Table Q.7.1 : ARM architecture enhancements

#### 10.4 : ARM Processor Families - ARM 7, ARM 9 and ARM 11

Q.8 List the features of ARM7 family processors.

[SPPU : June-22, Marks 4]

Ans. : Features of ARM7 are :

- Pipeline depth : 3 stage (Fetch, Decode, Execute)
- Operating frequency : 80 MHz
- Power consumption : 0.06 mW/MHz.

MIPS/MHz : 0.97

- Architecture used : Von-Neumann
- MMU/MPU : Not present
- Cache memory : Not present
- Jazelle instruction : Not present
- Thumb instruction : Yes (16 bit instruction set)
- ARM instruction set : Yes (32 bit)
- ISA (Instruction set architecture) : V4T (4 TH Version)
- Interrupt Controller : Not Present
- ISR entry : Non Deterministic ISR entry
- Power management : No in built Power Management
- Instruction Set performance v/s code size : Optimal performance code size balance requires interworking between ARM & Thumb code
- Ease of application porting from one device to another : Lack of standardization inhibits application porting.

Q.9 List the features of ARM9 family processors.

Ans. : Features of ARM9 are :

- Pipeline Depth : 5 stage (Fetch, Decode, Execute, Decode, Write)
- Operating frequency : 150 MHz
- Power Consumption : 0.19 mW/MHz
- MIPS/MHz : 1.1
- Architecture used : Harvard. It separates the data D and instruction I buses.

**Processor Architecture** in the ARM9 family

- The first processor in the ARM9 family
- It includes a separate D + I cache and an MMU.
- Provides virtual memory support to operating systems
- It executes the architecture v4T instructions
- ARM920T is a variation on the ARM920T with half the D + I cache size.
- ARM920T
- It includes a smaller D + I cache and an MPU.
- It is designed for applications that do not require a platform operating system.
- It executes the architecture v4T instructions
- ARM946E-S and ARM966E-S
- Both execute architecture v5TE instructions.
- They support the optional Embedded Trace Macrocell (ETM), which allows a developer to trace instruction and data execution in real time on the processor.
- The ARM946E-S includes TCM (Tightly Coupled Memory), cache, and an MPU. The sizes of the TCM and caches are configurable. It is designed for use in embedded control applications that require deterministic real-time response.
- On the other hand, the ARM966E does not have the MPU and cache extensions but does have configurable TCMs.
- **ARM926EJ-S**
- It is synthesizable processor core, announced in 2000.
- It is designed for use in small portable Java-enabled devices such as 3G phones and Personal Digital Assistants (PDAs).
- Supports the Jazelle technology, which accelerates Java bytecode execution.
- It features an MMU, configurable TCMs, and D + I caches with zero or nonzero wait state memories.

**Processor Architecture** 10-13 Current Trends in Processor Architecture

**Q.10 List the features of ARM11 family processors.**

**Ans. :** Features of ARM11

- Pipeline depth : 8 stage pipeline with separate loadstore and arithmetic pipelines.
- Operating frequency : 335 MHz.
- Power Consumption : 0.4 mW/MHz.
- MIPS/MHz : 1.2

• **Architecture used :** Harvard

• **MMU/MPU :** Present

• **Multiplier unit :**  $16 \times 32$  (16 bits of 32-bit size register)

• **Cache Memory :** Present (4 - 64 K size)

• **ARM1136J-S**

• It was announced in 2003.

- Designed for high performance and power efficient applications.
- It executes architecture ARMv6 instructions.
- Supports Single Instruction Multiple Data (SIMD) extensions for media processing, specifically designed to increase video processing performance.

• The ARM1136JF-S is an ARM1136J-S with the addition of the vector floating-point unit for fast floating-point operations.

• Supports the thumb instruction set-memory BW & Size requirements reduces by up to 35 %

• Supports Jazelle Technology for efficient embedded JAVA execution

• Supports the DSP extensions

• Supports ARM Trust-Zone Technology for on chip security

• Physically tagged caches to improve OS context switch performance.

**Processor Architecture**

operations, such as division, are to be performed, the compiler or programmer synthesizes them by combining several simple instructions.

- Tightly coupled memories for real-time applications.
- **Tightly coupled memories for real-time applications.**

**Q.11 Give the comparison between ARM7, ARM9 and ARM11 family processors.**

Ans. : Table Q.11.1 shows a comparison between the ARM7, ARM9, and ARM11 cores.

Processor attribute	ARM7	ARM9	ARM11
Pipeline depth	3-stage	5-stage	8-stage
Typical MHz	80	150	335
mW/MHz	0.06	0.19 (+ cache)	0.4 (+ cache)
MIPS/MHz	0.97	1.1	1.2
Architecture	Von neumann	Harvard	Harvard
Multiplier	8 × 32	8 × 32	16 × 32
MMU/MPU	Absent	Present	Present
Cache Memory	Absent	Present	Present
Configurable TCM	Absent	Present	Present
Jazelle Technology	Absent	Present	Present

Table Q.11.1

- Most instructions have three-address instruction format.
- Does not use delayed branch since they make exception handling more complex.
- Does not use register windows to keep chip area small and hence the cost.
- It has control over both the Arithmetic Logic Unit (ALU) and shifter in every data-processing instruction to maximize the use of an ALU and a shifter.
- Supports auto-increment and auto-decrement addressing modes to optimize program loops.
- Supports Load and Store Multiple instructions to maximize data throughput.
- Supports conditional execution of all instructions to maximize execution throughput.
- Supports conditiona execution of all instructions to maximize execution throughput.

#### 10.5 : Features and Advantages of ARM Processor

**Q.12 Give the features and advantages of ARM processor.**

Ans. : The features of ARM microcontroller are as follows :

- Consists of a large uniform register file.
- Supports load-store architecture.
- Uses simple addressing modes.
- Contains a reduced number of instructions.
- Instructions perform simple but powerful operations which can be executed in a single cycle. If the complicated

**Processor Architecture**

operations, such as division, are to be performed, the compiler or programmer synthesizes them by combining several simple instructions.

- It has uniform and fixed-length (32-bit) instruction fields.
- Each instruction is a fixed length. This allows the pipeline to fetch future instructions before decoding the current instruction. In contrast, the CISC processor contains the instructions of variable size, complex and take more cycles to execute. So in CISC complexity is in compiler. The uniform and fixed-length instruction fields simplify the instruction decoding.

#### 10.6 : Suitability of ARM Processor in Embedded Applications

**Q.13 List the features of ARM instructions suitable for embedded applications.**

- Variable cycle execution for certain instructions : Some ARM instructions like load-store-multiple instructions vary in the number of execution cycles depending upon the number of

Processor Architecture transferred. Load-store-multiple instructions being transferred memory addresses, which increases registers data on sequential memory accesses are often faster transfer data since sequential register transfers also improve performance since multiple register accesses. Multiple register transfers also improve performance than random density.

- **Inline barrel shifter** : The ARM arithmetic logic unit has a barrel shifter density

The ARM arithmetic logic unit has a barrel shifter that is capable of shift and rotate operations. This inline barrel shifter preprocesses one of the input registers before it is used that is used by an instruction. This expands the capability of many shifter preprocessor. This expands the capability of many instructions to improve core performance and code density.

- **Thumb 16-bit instruction set** : The Thumb instruction set consists of 16-bit instructions of the standard shorthand for a subset of the 32-bit instructions of the standard ARM. These instructions permit the ARM core to execute either 16-bit or 32-bit instructions. The 16-bit instructions improve code density by about 30 % over 32-bit fixed-length instructions.

- **Conditional execution** : These instructions are executed when a specific condition has been satisfied. This feature improves performance and code density by reducing branch instructions.

- **Enhanced instructions** : ARM instruction set also supports the enhanced Digital Signal Processor (DSP) instructions (fast 16x16-bit multiplier operations and saturation). These instructions allow ARM processor to serve as a combination of a processor plus a DSP.

### 10.7 : ARM7 Dataflow Model

**Q.14 With a neat block diagram, explain data flow model of ARM7 core.**

[ISCE [SPPU : June-22, Marks 6]

**Ans. :** Fig. Q.14.1 shows the basic structure of ARM7 core and how data moves between its different parts.

- The ARM7 core dataflow model shown in Fig. Q.14.1 is Von Neumann implementation of the ARM.
- Since ARM7 processor is basically a RISC processor, it uses a load-store architecture. This means, it has two instruction types,




Fig. Q.14.1 ARM7 core dataflow model

load and store, for transferring data in and out of the processor respectively.

- **LOAD** : This instruction copies data from memory to registers in the processor core.
- **STORE** : This instruction copies data from registers in the processor core to memory.
- The ARM processor instruction set does not include the instructions that directly manipulate data in memory. The data processing is carried out only in registers.

**Data bus :**

- The data enters the ARM7 core through the data bus. The data is either in the form of an instruction opcode or a data item.
- Since Von Neumann architecture is used, data items and instructions share the same bus. This is in contrast with Harvard architecture which uses two different buses.

**Instruction decoder :**

- This unit decodes the instruction opcode read from the memory and then the instruction is executed.

**Register file :**

- This is a bank of 32-bit registers used for storing data items.

**Sign extend :**

- The ARM7 core is a 32-bit processor. So most instructions of the ARM processor treat registers as holding signed or unsigned 32-bit values.

- When the processor reads signed 8-bit or 16-bit numbers from memory, the sign extend hardware converts these numbers to 32-bit values and then places them in a register file.

**ALU (Arithmetic Logic Unit) and MAC (Multiply-Accumulate Unit) :**

- Most of the ARM instructions are two operand instructions. The two source registers  $R_n$  and  $R_m$  are used to store these operands. These source operands are read from the  $R_n$  and  $R_m$  registers using the internal buses A and B respectively.

- The ALU or MAC reads the operand values from  $R_n$  and  $R_m$  registers via A and B buses respectively, performs the operation and stores the computed result via internal C bus in destination register,  $R_d$  and then to the register file.
- The load and store instructions generate address using ALU and stores it in the address register.

**Address register :**

- This holds the address generated by the load and store instructions and places it on the address bus.

**Barrel shifter :**

- The contents of the  $R_m$  register alternatively can be preprocessed in the barrel shifter before applying as an input to the ALU.
- A wide range of expressions and addresses can be calculated using the barrel shifter and ALU.

**Incrementer**

- For load and store instructions, the incrementer updates the contents of the address register before the processor core reads or writes the next register value from or to the consecutive memory location.

- The processor core continues the execution of instruction. Only when an exception or interrupt occurs, the normal execution flow is changed.

**10.8 : Programmers Model****Q.15 Draw and explain the ARM programmer's model.**

[SPPU : Dec.-22, Marks 5]

Ans. : Fig. Q.15.1 shows the programming model of ARM processor. (Refer Fig. Q.15.1 on next page).

- The ARM processor has a total of 37 registers. All registers are 32 bits wide. They can be classified into two groups as,

- General purpose registers

- Special purpose registers.

**General Purpose Registers**

- Registers r0 to r12 are used as general purpose registers. Depending upon the context, registers r13 to r15 can also be used as general purpose registers.

- The general purpose registers hold either data or an address.


**Special Purpose Registers**

- Registers r13 to r15, CPSR (Current Program Status Register) and SPSR (Saved Program Status Register) are the special purpose registers.

**User and system**

r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13
r13_sp
r14
r15_pc

Fast interrupt request

**Fig. Q.15.1 Programming model of ARM processor****Registers r13 to r15**

- In user mode, registers r13 to r15 are labeled as r13\_sp, r14\_lr and r15\_pc respectively to differentiate them from other registers. The functions of these registers are given below.

- Stack pointer (r13\_sp)** : Register r13 is the stack pointer. It stores the top of the stack in the current processor mode.
- Link register (r14\_lr)** : Register r14 is the link register. The processor stores the return address in this register when a subroutine is called.

**The Unbanked Registers r0 - r7**

- Registers r0 to r7 are unbanked registers. This means that each of them refers to the same 32-bit physical register in all processor modes.

- They are completely general-purpose registers, with no special uses implied by the architecture, and can be used wherever an instruction allows a general-purpose register to be specified.

**The Banked Registers, r8 - r14**

- Registers r8 to r14 are banked registers.
- The physical register referred to by each of them depends on the current processor mode. Where a particular physical register is intended, without depending on the current processor mode, a more specific name (as described below) is used. Almost all instructions allow the banked registers to be used wherever a general-purpose register is allowed.

- Out of 37 registers, 20 registers which are shown shaded in Fig. 10.8.1 are the banked registers. Fig. Q.15.1 also shows which banked registers are used in which mode. Banked registers of a particular mode are denoted by r number\_mode.

- For example, supervisor mode has banked registers r13\_svc, r14\_svc and spsr\_svc.
- Registers r8 to r12 have two banked physical registers each. The first group of physical registers are referred to as r8\_usr to r12\_usr and the second group as r8\_fiq to r12\_fiq. The r8\_usr to r12\_usr group is used in all processor modes other than FIQ mode, and the other is used in FIQ mode.

- Registers r13 and r14 have six banked physical registers each. One is used in User and System modes, while each of the remaining five is used in one of the five exception modes.
- The registers r0 to r13 are orthogonal. This means, any instruction which you can apply to r0, you can equally well apply to any of the r1 to r13 registers. This is not the case with r14 and r15 registers.

### 10.9 : CPSR and SPSR Registers

**Q.16 What are CPSR and SPSR registers ? [SPU : Dec.-22, Marks 6]**

- Ans. : The current program status register (cpsr) is accessible in all processor modes. It contains condition code flags, interrupt disable bits, the current processor mode, and other status and control information.
- Each exception mode also has a saved program status register (spsr), that is used to preserve the value of the cpsr when the associated exception occurs.
- Note** User mode and System mode do not have an SPSR, because they are not exception modes. All instructions which read or write the SPSR are UNPREDICTABLE when executed in User mode or System mode.




Fig. Q.16.1 Format of cpsr and spsr

**Q.17 Explain the function of control flags of CPSR register.**

Ans. : Control flags (Bits 0-7)

- The control bits change when an exception arises and can be altered by software only when the processor is in a privileged mode.

### Bits 0 - 4 (Mode Select Bits) : Processor modes

- These bits determine the processor mode as shown in Table Q.17.1.

Processor mode	Mode Select Bits [4 : 0]
Abort	10111
Fast interrupt request	10001
Interrupt request	10010
Supervisor	10011
System	11111
Undefined	11011
User	10000

Table Q.17.1 Processor mode

**Bit 5 (Thumb State Bit) :**

- This bit gives the state of the core. The state of the core determines which instruction set is being executed.

- There are three instruction sets, ARM, Thumb and Jazelle. One of the three instruction set is active when the processor is in ARM state, Thumb state and Jazelle state respectively.

**Bits 6 and 7 (Interrupt Masks)**

- There are two interrupts available on the ARM processor core :
  - Interrupt Request (IRQ) and
  - Fast Interrupt Request (FIQ).
- These are maskable interrupts and their masking is controlled by bits 6 and 7 of cpsr. Bit 6(F) controls FIQ and bit 7(I) controls IRQ.
- When the bit is set to binary 1, the corresponding interrupt request is masked and when bit is 0, the interrupt is available.

**Q.18 Explain the condition code flags of CPSR register.**

**Ans. :** These flags in the cpsr can be tested by most instructions to determine whether the instruction is to be executed.

- The condition code flags are usually modified by : Execution of a comparison instruction (CMN, CMP, TEQ or TST).

**Bit 28 (Overflow flag, V)**

- It is set in one of two ways :
  - For an addition or subtraction, V is set to 1 if signed overflow occurred, regarding the operands and result as two's complement signed integers.
  - For non-addition/subtractions, V is normally left unchanged

**Bit 29 (Carry Flag, C)**

- It is set in one of four ways :
  - For an addition, including the comparison instruction CMN, C is set to 1 if the addition produced a carry (that is, an unsigned overflow), and to 0 otherwise.

**For a subtraction, including the comparison instruction C is set to 0 if the subtraction produced a borrow (that is, an unsigned underflow), and to 1 otherwise.**

- For non-addition/subtractions that incorporate a shift operation, C is set to the last bit shifted out of the value by the shifter.

- For other non-addition/subtractions, C is normally left unchanged.

**Bit 30 (Zero flag, Z)**

- It is set to 1 if the result of the instruction is zero (which often indicates an equal result from a comparison), and to 0 otherwise.

**Bit 31 (Negative flag, N)**

- It is set to bit 31 of the result of the instruction. If this result is regarded as a two's complement signed integer, then N = 1 if the result is negative and N = 0 if it is positive or zero.

**10.10 : Modes of Operation****Q.19 Explain different processor modes of ARM controller.**

[SPPU : Dec-14, 15, 22, Marks 7]

**Ans. :** In the ARM7, there are seven operating modes. These modes are protected or exception modes which have associated interrupt sources and their own register set.

**1. Supervisor mode (Default) :**

This is protected mode for running system level code to access hardware or run OS calls. The ARM7 enters this mode after reset.

- Supervisor mode (Default) : This is protected mode for running system level code to access hardware or run OS calls. The ARM7 enters this mode after reset.
- FIQ (Fast Interrupt reQuest) : This mode supports high speed interrupt handling.

- IRQ (Interrupt ReQuest) : This mode supports all other interrupt sources in a system.

- Abort : If an instruction or data is fetched from an invalid memory location, an abort exception will be generated.
- Undefined : If a fetched opcode is not an ARM instruction, an undefined instruction exception will be generated.

6. User : This mode is used to run the application code. In the user mode we cannot change the contents of CPSR (Current Program Status Register) and modes can only be changed when an exception is generated. This mode is also known as Unprivileged mode.

7. System : This mode is used for running operating system tasks. It uses the same registers as user mode.

- All the above modes, except user mode, are privilege modes.

#### 10.11 : Difference between PIC and ARM

**Q.20 Give comparison between PIC and ARM.**

Ans. : Table Q.20.1 gives the difference between PIC and ARM.

Parameter	PIC	ARM
Bus width	8/16/32-bit	32-bit mostly also available in 64-bit
Communication protocols	PIC, UART, USART, LIN, CAN, Ethernet, SPI, I2S	UART, USART, LIN, I2C, SPI, CAN, USB, Ethernet, I2S, DSP, SAI (serial audio interface), IrDA
Speed	4 Clock/instruction cycle	1 clock/ instruction cycle
Memory	SRAM, FLASH	Flash, SDRAM, EEPROM
ISA	Some feature of RISC	RISC
Memory architecture	Harvard architecture	Modified Harvard architecture
Power consumption	Low	Low
Families	PIC16, PIC17, PIC18, PIC24, PIC32	ARMv4, 5, 6, 7 and series

Table Q.20.1 Difference between PIC and ARM

END... ↵

processor Architecture	10 - 27	Current Trends in Processor Architecture
Community	Very good	Vast
Manufacturer	Microchip average	Apple, Nvidia, Qualcomm, Samsung Electronics, and TI etc.

## JUNE - 2022 [5869]-287

### Solved Paper

Course 2019

Time :  $2\frac{1}{2}$  Hours]

[Maximum Marks : 70]

Instructions to the candidates :

- 1) Answer Q.1 or Q.2, Q.3 or Q.4, Q.5 or Q.6, Q.7 or Q.8.
- 2) Neat diagrams must be drawn wherever necessary.
- 3) Figures to the right indicate full marks.
- 4) Assume suitable data, if necessary.

**Q.1 a)** Discuss the steps in executing interrupts in PIC 18 microcontroller. (Refer Q.5 of Chapter - 6)

**b)** Explain PIR (Peripheral Interrupt Request Register) IPR (Peripheral Interrupt Priority Register). (Refer Q.10 of Chapter - 6) [8]

**c)** Explain function of following LCD pins :  
i) RS ii) RW iii) EN (Refer Q.5 of Chapter - 7)

OR

**Q.2 a)** Explain the interrupt structure of PIC18 along with IVT. (Refer Q.6 and Q.4 of Chapter - 6)

**b)** Draw an interfacing diagram for  $4 \times 4$  matrix keyboard with PIC18F microcontroller and explain it. (Refer Q.10 of Chapter - 7) [6]

**c)** Illustrate the use of following bits of INTCON2 register :  
i) INTEDG1 ii) TMR0WP (Refer Q.9 of Chapter - 6)

**Q.3 a)** List the steps involved in programming PIC microcontroller in capture mode. (Refer Q.6 of Chapter - 8)

**b)** Explain RS232 standard with suitable diagram. (Refer Q.8 of Chapter - 5)

[6]

- c)** Write short note on SPI protocol.  
(Refer Q.18 of Chapter - 5)

OR

**Q.4 a)** Write the steps involved in programming compare mode of CCP1 module in PIC18F458. (Refer Q.9 of Chapter - 8)

**b)** Write short note on I<sup>2</sup>C bus. (Refer Q.11 of Chapter - 5) [6]

**c)** Distinguish between synchronous and asynchronous serial communication. (Refer Q.6 of Chapter - 5) [5]

**Q.5 a)** Explain in detail the functions of ADCON0 SFR of PIC18 microcontroller. (Refer Q.2 of Chapter - 9) [7]

**b)** Draw and explain the interfacing diagram of DAC0808 with PIC18FXXX. (Refer Q.7 of Chapter - 9) [7]

**c)** Explain the significance of ADC's EOC and SOC signals. [4]

Ans. : The SOC (Start of Conversion) signal is an input signal for ADC. It initiates A to D conversion. After completion of conversion ADC activates EOC (End of Conversion) signal. This signal is used by the processor to read the converted value.

OR

**Q.6 a)** Draw and explain the interfacing of LM34/LM35 with PIC18FXX for temperature measurement using on-chip ADC. (Refer Q.9 of Chapter - 9) [8]

**b)** A PIC 18 is connected to the 4 MHz crystal oscillator. Calculate the conversion time if we want to use only ADCS bits of the ADCON0 register. [6]

Ans. :

	AD Clock Source (TAD)	
Operation	ADCS2: ADCS0	4 MHz
2 TOSC	000	500 ns

Processor Architecture	5 - 3	Solved University Question Papers
L1 RISC	100	1.5 $\mu$ s
I1 RISC	601	2.5 $\mu$ s
I5 RISC	101	4.5 $\mu$ s
E1 RISC	610	8.5 $\mu$ s
E2 RISC	110	16.5 $\mu$ s
IC	611	3 - 9 $\mu$ s

## DECEMBER - 2022 [5925]-270

## Solved Paper

**Course 2019**

Time :  $2\frac{1}{2}$  Hours]

Maximum Marks : 70

**Q.1 a)** Write a short note on interrupt structure of PIC18 microcontroller. (Refer Q.6 of Chapter - 6) [7]

**b)** Justify the importance of Interrupt Control Register (INTCON) in PIC18F. (Refer Q.7 of Chapter - 6) [7]

**c)** Explain RCIE and TXIE flag in programming serial communication interrupt. (Refer Q.10 of Chapter - 6) [4]

**Ans. :** In programming serial communication RCIE flag is used to check whether reception is complete or not. TXIE flag is used to check whether transmit buffer is full or empty.

OR

**Q.2 a)** Draw an interfacing diagram for 16X2 LCD with PIC18F microcontroller and explain its working. (Refer Q.6 and Q.8 of Chapter - 7) [8]

**b)** Write the short note on : [6]

i) ISR (Refer Q.1 of Chapter - 6)

ii) IVT (Refer Q.4 of Chapter - 6)

**c)** Differentiate between interrupt and polling. [4]

(Refer Q.2 of Chapter - 6) [4]

**Q.3 a)** Explain the working of compare mode of CCP module in PIC18F with block diagram. (Refer Q.8 of Chapter - 8) [6]

**b)** Write short note on SPI protocol. [6]

(Refer Q.18 of Chapter - 5)

Processor Architecture      S - 5      Solved University Question Papers

Distinguish between synchronous and asynchronous serial communication. (Refer Q.6 of Chapter - 5)

**OR**

**c) communication. (Refer Q.6 of Chapter - 5)**

[5]

$$\text{Ans. :}$$

$$I_0 = \frac{2\text{mA} \times (99)_H}{256} = \frac{2 \text{mA} \times 153}{256} = 1.1953125 \text{ mA}$$

$$V_0 = 5K \times 1.1953125 \text{ mA} = 5.9765625 \text{ V}$$

$$I_0 = \frac{2\text{mA} \times (C8)_H}{256} = \frac{2 \text{mA} \times 200}{256} = 1.5625 \text{ mA}$$

**Q.4 a) List the steps involved in programming PIC microcontroller in capture mode. (Refer Q.6 of Chapter - 8)**

[6]

**b) Write short note on I2C bus. (Refer Q.15 of Chapter - 5)**

[6]

**c) Explain USART module in PIC18F.**

[5]

**(Refer Q.23 of Chapter - 5)** **i) Explain in detail the functions of ADCON1 SFR of PIC18**

[7]

**Q.5 a) Explain in detail the functions of following pins of microcontroller. (Refer Q.2 of Chapter - 9)**

[7]

**b) State the features of RTC. Explain function of following pins of DS1306. (Refer Q.11 and Q.12 of Chapter - 9)**

[7]

**i) SERMODE    ii) SDI    iii) SDO**

[5]

**c) Find the value for the ADCON0 register if we want  $F_{osc}/8$ , channel 0 and ADON on.**

[4]

**Ans. :**

0	1	0	0	0	X	0	1

**Fosc / 8                  Channel 0**

**ADON**

= 41H

**OR**

**Q.6 a) Draw and explain the interfacing diagram of DAC0808 with PIC18FXXX. (Refer Q.7 of Chapter - 9)**

[8]

**b) Assuming that  $R = 5 \Omega$  and  $I_{ref} = 2 \text{ mA}$  for DAC0808, calculate  $V_{out}$  for the following binary inputs :**

[6]

**i) 10011001 (99H)**

**ii) 11001000 (C8H)**

**iii) 10001000 (88H)**



**Processor Architecture**

**S - 7      Solved University Question Papers**

Processor Architecture. The first is a physical level that addresses electrical properties and bus width (16, 32, or 64 bits). The second level is concerned with protocols, which are the logical rules that govern communication between the processor and a peripheral.

- ARM implements the electrical characteristics of the bus, but it also specifies the bus protocol on a regular basis.
- ARM implements the bus protocol on a regular basis.
- ARM implements the bus protocol on a regular basis.

(Refer Q.11 of Chapter - 10)

- c) Discuss the different exceptions in ARM processor.

[6]

Ans. : Different exceptions in ARM processor are as follows :

1. **Reset** : Occurs when power is applied to the processor.
2. **Undefined instruction** : Occurs when the processor cannot decode an instruction.
3. **Software interrupt** : Occurs when you execute a SWI instruction.

[5]

4. **Prefetch abort** : Occurs when the processor attempts to fetch an instruction from an address without the correct access permissions. The actual abort occurs in the decode stage.

[6]

5. **Data abort** : It is similar to prefetch abort but is raised when an instruction attempts to access data memory without the correct access permissions.
6. **Interrupt request** : Used by external hardware to interrupt the normal execution flow of the processor. It can only be raised if IRQs are not masked in the CPSR.
7. **Fast interrupt request** : It is similar to the interrupt request but is reserved for hardware requiring faster response time. It can only be raised if FIQs are not masked in the CPSR.

**OR**

- Q.8 a) Explain CPSR register of ARM.**

(Refer Q.16 of Chapter - 10)

- b) Write significance of special registers R13, R14 and R15 in ARM7. (Refer Q.15 of Chapter - 10)
- [6]
- c) Write short note on ARM7 processor modes.

(Refer Q.19 of Chapter - 10)

[5]

**END... ↲**