#pr Tra [3]: pre for #pr Ma [4]: # M def	<pre>lines = f.read().splitlines();</pre>
#pr Ma [4]: # M def	dr_trace = [int(i) for i in lines] rint (addr_trace) anslating Trace
4]: # M def	evAddr = 0 idx in range(len(addr_trace)): addr_trace[idx] += prevAddr prevAddr = addr_trace[idx] rint (addr_trace)
5]: ##	ain Memory Implementation Main memory reads are supported simply by returning a line of random bytes TagetRandDataLine(b_size):
5]: ##	<pre>line = [] for i in range(b_size): line.append(random.randint(0,pow(2,8))) ## every location holds 8-bit of data return line erformance Recorder</pre>
	Recorder tracks all the hits/misses uss Recorder: definit(self): self.history = []
	<pre>self.hitCount = 0; self.missCount = 0; self.hitRate = 0.0; self.total = 0; # called when after a read is processed</pre>
	<pre>def record(self, addr, hit): self.history.append({'addr': addr, 'hit': hit}); if(hit): self.hitCount += 1 else: self.missCount += 1 self.hitRate = (self.hitCount / (self.hitCount + self.missCount)) * 100.0</pre>
	<pre>self.total = self.hitCount + self.missCount # show total hits and misses def showRecord(self): print("Total:", self.total,</pre>
	"Miss:", self.missCount, "hitRate(%)=", '{0:.3f}'.format(self.hitRate)) # show hits and misses for each address reads in trace def showHistory(self): for item in self.history:
Re	<pre>print('{0: >15}'.format(item['addr']), ' ', '{0: >5}'.format(item['hit']))</pre> <pre>eplacement Policy Manager</pre>
[6]: # <i>E</i>	Enum for replacement policies ass Policy(Enum): LRU = 1 FIFO = 2
	RANDOM = 3 ReplacementPolicy: Keeps track of all the reads for LRU, FIFO and Random policies ass ReplacementPolicy: definit(self, associativity, policy):
	<pre>self.associativity = associativity self.policy = policy self.entryQueue = [] self.usedQueue = [] for i in range(associativity):</pre>
	<pre>self.usedQueue.append(0) # called when a line is Loaded from MM to Cache def reportLoad(self, lineNum): # for FIFO : update the FIFO queue</pre>
	<pre>self.entryQueue.append(lineNum) if(len(self.entryQueue) > self.associativity): self.entryQueue.pop(0) #for LRU: initialize the 'used count' for the loaded line self.usedQueue[lineNum] = 1</pre>
	# called when a line in cache needs to be replaced # returns the line number to replace def getLoadableIdx(self): # for FIFO: pop from the front of FIFO queue
	<pre>if(self.policy == Policy.FIF0): if(len(self.entryQueue) == 0): return 0 elif(len(self.entryQueue) < self.associativity): return len(self.entryQueue) else:</pre>
	<pre>return self.entryQueue[0] # for LRU: get the line that has the lowest 'used count' elif(self.policy == Policy.LRU): tmp = min(self.usedQueue) return self.usedQueue.index(tmp)</pre>
	<pre># for RANDOM: just return the random line else: return random.randint(0,self.associativity-1) # called when a line is read</pre>
Ci	# LRU updates the line count accordingly def reportLookup(self, lineNum): self.usedQueue[lineNum] += 1 ache Implementation
1. ([8]: ###	Cache Structure ###### a single cache Line ######## ses CacheLine:
	<pre>definit(self, blockSize, associativity): self.cBlocks = [] self.tag = 0; self.associativity = associativity for i in range(blockSize):</pre>
	<pre>self.cBlocks.append(0) # show the line def show(self, setNum, lineNum): frmt = "{:>5}"*len(self.cBlocks) print("set=", '{0: >5}'.format(setNum), " line=", '{0: >5}'.format(lineNum + setNum * self.associativity), " ", frmt.format(*self.cBlocks))</pre>
	<pre># find given block in the cache line def lookup(self, lookup0bj): lookup0bj.data = self.cBlocks[lookup0bj.offset] # load the cache line with new data def lood(self, lood(bi));</pre>
	<pre>def load(self, loadObj): self.tag = loadObj.tag self.cBlocks = loadObj.dataList ###### a single set of Cache ####### ##ss CacheSet:</pre>
	<pre>definit(self, linesInSet, blockSize, associativity, policy): # create multiple cache lines self.rPolicy = ReplacementPolicy(associativity, policy) self.cLines = [] self.associativity = associativity for i in proceed linesInSet);</pre>
	<pre>for i in range(linesInSet): self.cLines.append(CacheLine(blockSize, associativity)) # show the set def show(self, setNum): for lineNum in range(len(self.cLines)):</pre>
	<pre>self.cLines[lineNum].show(setNum, lineNum) # find the given line in this set def lookup(self, lookupObj): lookupObj.hit = False; lookupObj.data = 0;</pre> <pre>lookupObj.data = 0;</pre>
	<pre>for i in range(len(self.cLines)): if(self.cLines[i].tag == lookupObj.tag): #hit lookupObj.hit = True lookupObj.line = i self.cLines[i].lookup(lookupObj) self.rPolicy.reportLookup(i)</pre>
	<pre># Load one of the lines in set with given data def load(self, loadObj): loadIdx = self.rPolicy.getLoadableIdx() self.cLines[loadIdx].load(loadObj) self.rPolicy.reportLoad(loadIdx)</pre>
	<pre>definit(self, cacheSize, blockSize, associativity, policy): self.recorder=Recorder();</pre>
	<pre># create multiple cache sets numOfLines = cacheSize // blockSize numOfSets = numOfLines // associativity linesInSet = numOfLines // numOfSets self.cSets = [] for i in range(numOfSets):</pre>
	<pre>self.cSets.append(CacheSet(linesInSet, blockSize, associativity, policy)) # show the cache contents def show(self): for setNum in range(len(self.cSets)): print("")</pre>
	<pre>print("") self.cSets[setNum].show(setNum) # find the given physical address in cache def lookup(self, lookup0bj): self.cSets[lookup0bj.set].lookup(lookup0bj) self.recorder.record(lookup0bj.addr, lookup0bj.hit)</pre>
	<pre>self.recorder.record(lookupObj.addr, lookupObj.hit) # load the given data in cache line def load(self, loadObj): self.cSets[loadObj.set].load(loadObj)</pre>
[9]: ###	Cache Lookup and Load information * Lookup Object: this object holds all the information about an instance of cache read operation ass LookUpObj: definit(self, addr, n_tag, n_set, n_offset): self addr = addr
	<pre>self.addr = addr self.tag = int(addr) >> (n_set + n_offset) & ((1 << n_tag) - 1) self.set = int(addr) >> (n_offset) & ((1 << n_set) - 1) self.offset = int(addr) & ((1 << n_offset) - 1) self.data = 0 self.line = -1</pre>
	<pre>def show(self): print("addr=", '{0: >10}'.format(self.addr),</pre>
	"OFFSET:", '{0: >5}'.format(self.offset), " data=", '{0: >5}'.format(self.data), "line=", '{0: >5}'.format(self.line), "hit:", '{0: >5}'.format(self.hit)) # Load Object: this object holds all the information about an instance of data to be loaded in a cache
	<pre>definit(self, addr, dataList, n_tag, n_set, n_offset): self.addr = addr self.tag = int(addr) >> (n_set + n_offset) & ((1 << n_tag) - 1) self.set = int(addr) >> (n_offset) & ((1 << n_set) - 1) self.offset = int(addr) & ((1 << n_offset) - 1)</pre>
	<pre>self.dataList = dataList def show(self): print("addr=", '{0: >10}'.format(self.addr),</pre>
Pa	"SET:", '{0: >5}'.format(self.set), "OFFSET:", '{0: >5}'.format(self.offset), " data=", *self.dataList) arameterized Cache Simulation Function
10]: ### # #	Main function to simulate the cache for given cache parameters: 1. cache size 2. block size. 3. associativity. 4. replacement policy
def	########### set-up the cache parameters ######## CACHE_SIZE=cSize * 1024 #bytes BLOCK_SIZE=bSize #bytes
	ASSOCIATIVITY=assoc POLICY=pol print ("") print ("Cache Size: {0}K".format(cSize), "Block Size:", bSize, "Associativity:", assoc, "Policy:", POLICY.name) ## number of address bits, offset bits, set bits, tag bits
	ADDR_SIZE=32 N_OFFSET=int(math.log2(BLOCK_SIZE)) N_SET=int(math.log2(((CACHE_SIZE//BLOCK_SIZE)//ASSOCIATIVITY))) N_TAG=ADDR_SIZE - N_OFFSET - N_SET print ("TAG-bits:", N_TAG, "SET-bits:", N_SET, "OFFSET-bits:", N_OFFSET,) ###################################
	<pre>cache = Cache(CACHE_SIZE, BLOCK_SIZE, ASSOCIATIVITY, POLICY) #cache.show() ###################################</pre>
	#LookupObj.show() cache.lookup(lookupObj) #LookupObj.show() # Load data if you get a miss if(lookupObj.hit == False):
	loadDataLine = getRandDataLine(BLOCK_SIZE) loadObj = LoadObj(lookupObj.addr, loadDataLine, N_TAG, N_SET, N_OFFSET) #print("loading data line(to set {0}): {1}".format(loadObj.set, loadDataLine)) cache.load(loadObj) # limited to first N address for testing
	<pre>if(idx >= (len(addr_trace) * trc_limit)): break # show cache again to see that the data Loaded #cache.show()</pre>
	<pre># show statistics cache.recorder.showRecord() #cache.recorder.showHistory() return cache.recorder.hitRate</pre>
	mulate Cache for Different Combinations of: cache-size, block-size, associativity
blo ass pol	<pre>che_size_KB = [16, 32, 64, 128] ock_size_B = [16, 32, 64, 128] sociativity_N=[1,4,8, 16, 32] cicies=[Policy.LRU, Policy.FIFO, Policy.RANDOM]</pre>
	<pre>function to plot a chart f plotHits(ht, label, colName): df = pd.DataFrame(ht) df.set_index(colName, inplace=True) display(df) df.plot.bar(rot=0)</pre>
	<pre>plt.title("Miss Rates ({0})".format(label)) plt.legend(loc='upper right') plt.show() ###################################</pre>
all lab col	Hits = [] Del = 'Scenario-1: Variable Cache Size with [Block=32B, Assoc=4])' Name = 'Cache Size' C cs in cache_size_KB: print ("") hits = {}
plc	<pre>for pol in policies: hits[pol.name] = 100.0 - simulateCache(cs, 32, 4, pol) hits[colName] = cs allHits.append(hits) otHits(allHits, label, colName)</pre>
pri all lab col	######################################
nla	<pre>print ("") hits = {} for pol in policies: hits[pol.name] = 100.0 - simulateCache(32, bs, 4, pol) hits[colName] = bs allHits.append(hits) otHits(allHits, label, colName)</pre>
pri all lab col	######### Scenario 3 ###################################
	<pre>sociativity_N.append((8 * 1024) // 32) #append full-assoc.: 8KB(cache-size)/32B[block-size] sassoc in associativity_N: print ("") hits = {} for pol in policies: hits[pol.name] = 100.0 - simulateCache(8, 32, assoc, pol) hits[colName] = assoc</pre>
Sce	allHits.append(hits) otHits(allHits, label, colName) enario-1: fixed(block-size=32-Bytes, Associativity:4) Varying(Cache-size: 16KB to 128KB)
TAG Tot Cac TAG	che Size: 16K Block Size: 32 Associativity: 4 Policy: LRU G-bits: 20 SET-bits: 7 OFFSET-bits: 5 Gal: 1500000 Hit: 1475924 Miss: 24076 hitRate(%)= 98.395 Che Size: 16K Block Size: 32 Associativity: 4 Policy: FIFO G-bits: 20 SET-bits: 7 OFFSET-bits: 5 Che Size: 16K Block Size: 32 Associativity: 4 Policy: FIFO G-bits: 20 SET-bits: 7 OFFSET-bits: 5
Cac TAG Tot	cal: 1500000 Hit: 1483523 Miss: 16477 hitRate(%)= 98.902 the Size: 16K Block Size: 32 Associativity: 4 Policy: RANDOM i-bits: 20 SET-bits: 7 OFFSET-bits: 5 cal: 1500000 Hit: 1481216 Miss: 18784 hitRate(%)= 98.748
TAG Tot Cac	the Size: 32K Block Size: 32 Associativity: 4 Policy: LRU 5-bits: 19 SET-bits: 8 OFFSET-bits: 5 cal: 1500000 Hit: 1491950 Miss: 8050 hitRate(%)= 99.463 che Size: 32K Block Size: 32 Associativity: 4 Policy: FIFO
Tot Cac TAG	G-bits: 19 SET-bits: 8 OFFSET-bits: 5 cal: 1500000 Hit: 1491575 Miss: 8425 hitRate(%)= 99.438 che Size: 32K Block Size: 32 Associativity: 4 Policy: RANDOM G-bits: 19 SET-bits: 8 OFFSET-bits: 5 cal: 1500000 Hit: 1490933 Miss: 9067 hitRate(%)= 99.396
	the Size: 64K Block Size: 32 Associativity: 4 Policy: LRU 6-bits: 18 SET-bits: 9 OFFSET-bits: 5 6-bit: 1496025 Miss: 3975 hitRate(%)= 99.735
Cac TAG Tot	che Size: 64K Block Size: 32 Associativity: 4 Policy: FIFO 6-bits: 18 SET-bits: 9 OFFSET-bits: 5
Cac TAG Tot Cac TAG Tot Cac	cal: 1500000 Hit: 1494378 Miss: 5622 hitRate(%)= 99.625 Che Size: 64K Block Size: 32 Associativity: 4 Policy: RANDOM G-bits: 18 SET-bits: 9 OFFSET-bits: 5 Color 1500000 Hit: 1404104 Miss: 5806 bitRate(%)= 00.613
Cac TAG Tot Cac TAG Tot Cac TAG Tot Cac	the Size: 64K Block Size: 32 Associativity: 4 Policy: RANDOM
Cac TAG Tot Cac	the Size: 64K Block Size: 32 Associativity: 4 Policy: RANDOM S-bits: 18 SET-bits: 9 OFFSET-bits: 5 tal: 1500000 Hit: 1494194 Miss: 5806 hitRate(%)= 99.613 the Size: 128K Block Size: 32 Associativity: 4 Policy: LRU S-bits: 17 SET-bits: 10 OFFSET-bits: 5 tal: 1500000 Hit: 1497038 Miss: 2962 hitRate(%)= 99.803 the Size: 128K Block Size: 32 Associativity: 4 Policy: FIFO S-bits: 17 SET-bits: 10 OFFSET-bits: 5 tal: 1500000 Hit: 1496670 Miss: 3330 hitRate(%)= 99.778 the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM
Cac TAG Tot Cac	the Size: 64K Block Size: 32 Associativity: 4 Policy: RANDOM 5-bits: 18 SET-bits: 9 OFFSET-bits: 5 5-cal: 1500000 Hit: 1494194 Miss: 5806 hitRate(%)= 99.613 5-bits: 17 SET-bits: 10 OFFSET-bits: 5 6-cal: 1500000 Hit: 1497038 Miss: 2962 hitRate(%)= 99.803 6-cal: 1500000 Hit: 1497638 Miss: 32 Associativity: 4 Policy: FIFO 6-bits: 17 SET-bits: 10 OFFSET-bits: 5 6-cal: 1500000 Hit: 1496670 Miss: 3330 hitRate(%)= 99.778
Cac TAG Tot Cac	the Size: 64K Block Size: 32 Associativity: 4 Policy: RANDOM i-bits: 18 SET-bits: 9 OFFSET-bits: 5 al: 1500000 Hit: 1494194 Miss: 5806 hitRate(%)= 99.613
Cac TAG Tot Cac	the Size: 18K Block Size: 32 Associativity: 4 Policy: RANDOM interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: LRU interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: LRU interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: LRU interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: FIFO interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: FIFO interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: FIFO interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM interview of the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM interview of the Size: 1495000 Miss: 4040 hitRate(%) = 99.731 LEU FIFO RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Size: 32 Associativity: 4 Policy: RANDOM the Size: 128K Block Siz
Cac TAG Tot Cac	he Size: 64K Block Size: 32 Associativity: 4 Policy: RANDOM
Cac TAG Tot Cac	he size: 164K Block Size: 12 Associativity: 4 Policy: RAMDOM
Cac TAG Tot Cac	The State of Basic State Office Association (1977)
Cac TAG Tot Cac TA	The Size: 64th Ribots Size: 32 Association(y): 4 Policy: NAMOON electric as size bits: 9 Greater patrics: 8 1. 150000 Hitt: 150000 Hit
Cac TAG Tot Cac	The State of State of Quantity of Actions to Accordance of Action 19 March
Cac TAG Tot Cac TA	The Control of Door State 1 Processor Control of The Control of Th
Cac TAG Total Ca	The clase of the clase of the control of the clase of the
Cac TAG Total Ca	The State of
Cac TAG Total Ca	The control of the co
Cac TAG Total Ca	The Control of the Control of Secretary (1996) (1996) (1996) The Control of Secretary (1996)
Cac TAG Total Ca	The Control of Section 19 December 19 Dece
Cac TAG Total Ca	we claim to the claim of control of the control of the claim of the cl
Cac TAG Tot Cac TA	in the part of the Control of the Co
Cac TAG Tot Cac TA	we does not a contract to the
Cac TAG Tot Cac TA	The Active Color Teach Processing Color Teach State Color Teach St
Cac TAG Tot Cac TA	The control of the co
Cac TAG Tot Cac TA	The control of the co
Cac TAG Tot Cac TA	The control of the co
Cac TAG Tot Cac TA	The control of the co
Cac TAG Tot Cac TA	And the control of th
CAC TAG TO	The control of the co
CAC TAGE TO CAC TA	And the control of th
CAC TAGE TO CAGE TO CA	The control of the co
CAC TAGE CAC TA	A control of the cont
Cac TAG TO	And the second s
CAGE TO CAGE T	And the Control of th
CAC TAGE CAC TA	And the Control of th
CAGE TOTAL	
CAGE CAGE CAGE CAGE CAGE CAGE CAGE CAGE	
CAGE TO CAGE T	
CAGE CAGE CAGE CAGE CAGE CAGE CAGE CAGE	
CAGE TO CAGE T	
CAGE CAGE CAGE CAGE CAGE CAGE CAGE CAGE	The control of the co

EE275 Mini Project III (Fall 2022)

trc_limit=1.0 # % of trace to process [between 0.0 to 1.0], reduce it for shorter simulation

Project: Cache Simulator

Created By: Bhavin Patel (015954770)

In [1]: import math

import random
from enum import Enum

import matplotlib.pyplot as plt
import pandas as pd

